Home
last modified time | relevance | path

Searched refs:ARM_NS_DRAM1_BASE (Results 1 – 7 of 7) sorted by relevance

/external/arm-trusted-firmware/plat/arm/board/corstone700/common/include/
Dplatform_def.h55 #define ARM_NS_DRAM1_BASE ARM_DRAM1_BASE macro
57 #define ARM_NS_DRAM1_END (ARM_NS_DRAM1_BASE + \
195 ARM_NS_DRAM1_BASE, \
/external/arm-trusted-firmware/plat/arm/board/fvp_ve/include/
Dplatform_def.h34 #define ARM_NS_DRAM1_BASE ARM_DRAM1_BASE macro
44 #define FVP_VE_SHARED_RAM_BASE ARM_NS_DRAM1_BASE
96 ARM_NS_DRAM1_BASE, \
/external/arm-trusted-firmware/plat/arm/common/
Darm_pm.c114 if ((entrypoint >= ARM_NS_DRAM1_BASE) && (entrypoint < in arm_validate_ns_entrypoint()
115 (ARM_NS_DRAM1_BASE + ARM_NS_DRAM1_SIZE))) { in arm_validate_ns_entrypoint()
Darm_bl1_fwu.c37 .mem_base = ARM_NS_DRAM1_BASE,
/external/arm-trusted-firmware/include/plat/arm/common/
Darm_def.h147 #define ARM_NS_DRAM1_BASE ARM_DRAM1_BASE macro
150 #define ARM_NS_DRAM1_END (ARM_NS_DRAM1_BASE + \
207 ARM_NS_DRAM1_BASE, \
551 #define NS_BL2U_BASE ARM_NS_DRAM1_BASE
Dplat_arm.h46 {ARM_NS_DRAM1_BASE, ARM_NS_DRAM1_END, ARM_TZC_NS_DRAM_S_ACCESS, \
58 {ARM_NS_DRAM1_BASE, ARM_NS_DRAM1_END, ARM_TZC_NS_DRAM_S_ACCESS, \
/external/arm-trusted-firmware/plat/arm/board/a5ds/include/
Dplatform_def.h100 #define ARM_NS_DRAM1_BASE (ARM_DRAM1_BASE + BOOT_SIZE) macro
120 ARM_NS_DRAM1_BASE, \