/external/llvm/test/CodeGen/X86/ |
D | fp-double-rounding.ll | 26 ; Hack, to generate a precise FP_ROUND to double
|
/external/llvm-project/llvm/test/CodeGen/X86/ |
D | fp-double-rounding.ll | 26 ; Hack, to generate a precise FP_ROUND to double
|
/external/llvm-project/llvm/test/CodeGen/ARM/ |
D | neon_fpconv.ll | 3 ; PR12540: ARM backend lowering of FP_ROUND v2f64 to v2f32.
|
/external/llvm/test/CodeGen/ARM/ |
D | neon_fpconv.ll | 3 ; PR12540: ARM backend lowering of FP_ROUND v2f64 to v2f32.
|
/external/llvm/include/llvm/CodeGen/ |
D | ISDOpcodes.h | 462 FP_ROUND, enumerator
|
/external/swiftshader/third_party/llvm-10.0/llvm/include/llvm/IR/ |
D | ConstrainedOps.def | 48 INSTRUCTION(FPTrunc, 1, 1, experimental_constrained_fptrunc, FP_ROUND)
|
/external/swiftshader/third_party/llvm-10.0/llvm/include/llvm/CodeGen/ |
D | ISDOpcodes.h | 599 FP_ROUND, enumerator
|
/external/llvm-project/llvm/include/llvm/IR/ |
D | ConstrainedOps.def | 62 DAG_INSTRUCTION(FPTrunc, 1, 1, experimental_constrained_fptrunc, FP_ROUND)
|
/external/llvm-project/llvm/include/llvm/CodeGen/ |
D | ISDOpcodes.h | 748 FP_ROUND, enumerator
|
/external/llvm/lib/CodeGen/SelectionDAG/ |
D | LegalizeFloatTypes.cpp | 95 case ISD::FP_ROUND: R = SoftenFloatRes_FP_ROUND(N); break; in SoftenFloatResult() 758 case ISD::FP_ROUND: Res = SoftenFloatOp_FP_ROUND(N); break; in SoftenFloatOperand() 850 assert(N->getOpcode() == ISD::FP_ROUND || N->getOpcode() == ISD::FP_TO_FP16); in SoftenFloatOp_FP_ROUND() 969 Val = BitConvertToInteger(DAG.getNode(ISD::FP_ROUND, dl, ST->getMemoryVT(), in SoftenFloatOp_STORE() 1508 case ISD::FP_ROUND: Res = ExpandFloatOp_FP_ROUND(N); break; in ExpandFloatOperand() 1599 return DAG.getNode(ISD::FP_ROUND, SDLoc(N), in ExpandFloatOp_FP_ROUND() 1614 Res = DAG.getNode(ISD::FP_ROUND, dl, MVT::f64, Res, in ExpandFloatOp_FP_TO_SINT() 1903 case ISD::FP_ROUND: R = PromoteFloatRes_FP_ROUND(N); break; in PromoteFloatResult() 2132 DAG.getNode(ISD::FP_ROUND, DL, VT, NV, DAG.getIntPtrConstant(0, DL))); in PromoteFloatRes_XINT_TO_FP()
|
D | LegalizeVectorTypes.cpp | 56 case ISD::FP_ROUND: R = ScalarizeVecRes_FP_ROUND(N); break; in ScalarizeVectorResult() 202 return DAG.getNode(ISD::FP_ROUND, SDLoc(N), in ScalarizeVecRes_FP_ROUND() 458 case ISD::FP_ROUND: in ScalarizeVectorOperand() 555 SDValue Res = DAG.getNode(ISD::FP_ROUND, SDLoc(N), in ScalarizeVecOp_FP_ROUND() 647 case ISD::FP_ROUND: in SplitVectorResult() 1247 if (N->getOpcode() == ISD::FP_ROUND) { in SplitVecRes_UnaryOp() 1467 case ISD::FP_ROUND: Res = SplitVecOp_FP_ROUND(N); break; in SplitVectorOperand() 1984 ? DAG.getNode(ISD::FP_ROUND, DL, OutVT, InterVec, in SplitVecOp_TruncateHelper() 2021 Lo = DAG.getNode(ISD::FP_ROUND, DL, OutVT, Lo, N->getOperand(1)); in SplitVecOp_FP_ROUND() 2022 Hi = DAG.getNode(ISD::FP_ROUND, DL, OutVT, Hi, N->getOperand(1)); in SplitVecOp_FP_ROUND() [all …]
|
D | LegalizeDAG.cpp | 2322 Result = DAG.getNode(ISD::FP_ROUND, dl, DestVT, Sub, in ExpandLegalINT_TO_FP() 2415 return DAG.getNode(ISD::FP_ROUND, dl, MVT::f32, Fadd, in ExpandLegalINT_TO_FP() 2884 case ISD::FP_ROUND: in ExpandNode() 3187 SDValue FloatVal = DAG.getNode(ISD::FP_ROUND, dl, MVT::f32, Op, in ExpandNode() 4123 TruncOp = ISD::FP_ROUND; in PromoteNode() 4131 if (TruncOp != ISD::FP_ROUND) in PromoteNode() 4191 Results.push_back(DAG.getNode(ISD::FP_ROUND, dl, OVT, in PromoteNode() 4200 DAG.getNode(ISD::FP_ROUND, dl, OVT, in PromoteNode() 4217 Results.push_back(DAG.getNode(ISD::FP_ROUND, dl, OVT, in PromoteNode() 4239 Results.push_back(DAG.getNode(ISD::FP_ROUND, dl, OVT, in PromoteNode()
|
D | LegalizeVectorOps.cpp | 324 case ISD::FP_ROUND: in LegalizeOp() 427 return DAG.getNode(ISD::FP_ROUND, dl, VT, Op, DAG.getIntPtrConstant(0, dl)); in Promote()
|
D | SelectionDAGDumper.cpp | 249 case ISD::FP_ROUND: return "fp_round"; in getOperationName()
|
/external/llvm/lib/Target/ARM/ |
D | ARMTargetTransformInfo.cpp | 83 { ISD::FP_ROUND, MVT::v2f64, 2 }, in getCastInstrCost() 88 if (Src->isVectorTy() && ST->hasNEON() && (ISD == ISD::FP_ROUND || in getCastInstrCost()
|
/external/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/SelectionDAG/ |
D | LegalizeFloatTypes.cpp | 104 case ISD::FP_ROUND: R = SoftenFloatRes_FP_ROUND(N); break; in SoftenFloatResult() 779 case ISD::FP_ROUND: Res = SoftenFloatOp_FP_ROUND(N); break; in SoftenFloatOperand() 824 assert(N->getOpcode() == ISD::FP_ROUND || N->getOpcode() == ISD::FP_TO_FP16 || in SoftenFloatOp_FP_ROUND() 988 Val = BitConvertToInteger(DAG.getNode(ISD::FP_ROUND, dl, ST->getMemoryVT(), in SoftenFloatOp_STORE() 1661 case ISD::FP_ROUND: Res = ExpandFloatOp_FP_ROUND(N); break; in ExpandFloatOperand() 1761 return DAG.getNode(ISD::FP_ROUND, SDLoc(N), in ExpandFloatOp_FP_ROUND() 2142 case ISD::FP_ROUND: R = PromoteFloatRes_FP_ROUND(N); break; in PromoteFloatResult() 2376 DAG.getNode(ISD::FP_ROUND, DL, VT, NV, DAG.getIntPtrConstant(0, DL))); in PromoteFloatRes_XINT_TO_FP()
|
D | LegalizeVectorTypes.cpp | 54 case ISD::FP_ROUND: R = ScalarizeVecRes_FP_ROUND(N); break; in ScalarizeVectorResult() 305 return DAG.getNode(ISD::FP_ROUND, SDLoc(N), in ScalarizeVecRes_FP_ROUND() 601 case ISD::FP_ROUND: in ScalarizeVectorOperand() 765 SDValue Res = DAG.getNode(ISD::FP_ROUND, SDLoc(N), in ScalarizeVecOp_FP_ROUND() 885 case ISD::FP_ROUND: in SplitVectorResult() 1710 if (N->getOpcode() == ISD::FP_ROUND) { in SplitVecRes_UnaryOp() 1934 case ISD::FP_ROUND: Res = SplitVecOp_FP_ROUND(N); break; in SplitVectorOperand() 2599 ? DAG.getNode(ISD::FP_ROUND, DL, OutVT, InterVec, in SplitVecOp_TruncateHelper() 2651 Lo = DAG.getNode(ISD::FP_ROUND, DL, OutVT, Lo, N->getOperand(1)); in SplitVecOp_FP_ROUND() 2652 Hi = DAG.getNode(ISD::FP_ROUND, DL, OutVT, Hi, N->getOperand(1)); in SplitVecOp_FP_ROUND() [all …]
|
D | LegalizeVectorOps.cpp | 435 case ISD::FP_ROUND: in LegalizeOp() 573 case ISD::FP_ROUND: in Promote() 612 Res = DAG.getNode(ISD::FP_ROUND, dl, VT, Res, DAG.getIntPtrConstant(0, dl)); in Promote()
|
D | LegalizeDAG.cpp | 2895 case ISD::FP_ROUND: in ExpandNode() 3231 SDValue FloatVal = DAG.getNode(ISD::FP_ROUND, dl, MVT::f32, Op, in ExpandNode() 4389 TruncOp = ISD::FP_ROUND; in PromoteNode() 4398 if (TruncOp != ISD::FP_ROUND) in PromoteNode() 4458 Results.push_back(DAG.getNode(ISD::FP_ROUND, dl, OVT, in PromoteNode() 4481 DAG.getNode(ISD::FP_ROUND, dl, OVT, in PromoteNode() 4497 Results.push_back(DAG.getNode(ISD::FP_ROUND, dl, OVT, in PromoteNode() 4519 Results.push_back(DAG.getNode(ISD::FP_ROUND, dl, OVT, in PromoteNode()
|
/external/llvm-project/llvm/lib/Target/ARM/ |
D | ARMTargetTransformInfo.cpp | 505 {ISD::FP_ROUND, MVT::v4f32, MVT::v4f16, 1}, in getCastInstrCost() 506 {ISD::FP_ROUND, MVT::v8f32, MVT::v8f16, 3}, in getCastInstrCost() 545 ((ISD == ISD::FP_ROUND && SrcTy.getScalarType() == MVT::f64 && in getCastInstrCost() 551 {ISD::FP_ROUND, MVT::v2f64, 2}, in getCastInstrCost() 739 if (ISD == ISD::FP_ROUND || ISD == ISD::FP_EXTEND) { in getCastInstrCost()
|
/external/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
D | LegalizeFloatTypes.cpp | 104 case ISD::FP_ROUND: R = SoftenFloatRes_FP_ROUND(N); break; in SoftenFloatResult() 817 case ISD::FP_ROUND: Res = SoftenFloatOp_FP_ROUND(N); break; in SoftenFloatOperand() 862 assert(N->getOpcode() == ISD::FP_ROUND || N->getOpcode() == ISD::FP_TO_FP16 || in SoftenFloatOp_FP_ROUND() 1026 Val = BitConvertToInteger(DAG.getNode(ISD::FP_ROUND, dl, ST->getMemoryVT(), in SoftenFloatOp_STORE() 1751 case ISD::FP_ROUND: Res = ExpandFloatOp_FP_ROUND(N); break; in ExpandFloatOperand() 1861 return DAG.getNode(ISD::FP_ROUND, SDLoc(N), in ExpandFloatOp_FP_ROUND() 2249 case ISD::FP_ROUND: R = PromoteFloatRes_FP_ROUND(N); break; in PromoteFloatResult() 2491 DAG.getNode(ISD::FP_ROUND, DL, VT, NV, DAG.getIntPtrConstant(0, DL))); in PromoteFloatRes_XINT_TO_FP() 2573 case ISD::FP_ROUND: R = SoftPromoteHalfRes_FP_ROUND(N); break; in SoftPromoteHalfResult()
|
D | LegalizeVectorTypes.cpp | 55 case ISD::FP_ROUND: R = ScalarizeVecRes_FP_ROUND(N); break; in ScalarizeVectorResult() 318 return DAG.getNode(ISD::FP_ROUND, SDLoc(N), in ScalarizeVecRes_FP_ROUND() 607 case ISD::FP_ROUND: in ScalarizeVectorOperand() 781 SDValue Res = DAG.getNode(ISD::FP_ROUND, SDLoc(N), in ScalarizeVecOp_FP_ROUND() 945 case ISD::FP_ROUND: in SplitVectorResult() 1847 if (N->getOpcode() == ISD::FP_ROUND) { in SplitVecRes_UnaryOp() 2071 case ISD::FP_ROUND: Res = SplitVecOp_FP_ROUND(N); break; in SplitVectorOperand() 2751 ? DAG.getNode(ISD::FP_ROUND, DL, OutVT, InterVec, in SplitVecOp_TruncateHelper() 2805 Lo = DAG.getNode(ISD::FP_ROUND, DL, OutVT, Lo, N->getOperand(1)); in SplitVecOp_FP_ROUND() 2806 Hi = DAG.getNode(ISD::FP_ROUND, DL, OutVT, Hi, N->getOperand(1)); in SplitVecOp_FP_ROUND() [all …]
|
D | LegalizeVectorOps.cpp | 432 case ISD::FP_ROUND: in LegalizeOp() 579 case ISD::FP_ROUND: in Promote() 618 Res = DAG.getNode(ISD::FP_ROUND, dl, VT, Res, DAG.getIntPtrConstant(0, dl)); in Promote()
|
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/ARM/ |
D | ARMTargetTransformInfo.cpp | 161 { ISD::FP_ROUND, MVT::v2f64, 2 }, in getCastInstrCost() 166 if (Src->isVectorTy() && ST->hasNEON() && (ISD == ISD::FP_ROUND || in getCastInstrCost()
|
/external/llvm/lib/Target/X86/ |
D | X86TargetTransformInfo.cpp | 556 { ISD::FP_ROUND, MVT::v8f32, MVT::v8f64, 1 }, in getCastInstrCost() 642 { ISD::FP_ROUND, MVT::v8f32, MVT::v8f64, 3 }, in getCastInstrCost() 720 { ISD::FP_ROUND, MVT::v4f32, MVT::v4f64, 1 }, in getCastInstrCost()
|