/external/llvm-project/mlir/test/Dialect/SPIRV/ |
D | arithmetic-ops.mlir | 94 // spv.FRem 98 // CHECK: spv.FRem 99 %0 = spv.FRem %arg, %arg : f32
|
/external/llvm-project/mlir/test/Dialect/SPIRV/Serialization/ |
D | arithmetic-ops.mlir | 35 // CHECK: {{%.*}} = spv.FRem {{%.*}}, {{%.*}} : vector<4xf32> 36 %0 = spv.FRem %arg0, %arg1 : vector<4xf32>
|
/external/llvm-project/mlir/test/Conversion/SPIRVToLLVM/ |
D | arithmetic-ops-to-llvm.mlir | 130 // spv.FRem 136 %0 = spv.FRem %arg0, %arg1 : f32 143 %0 = spv.FRem %arg0, %arg1 : vector<3xf64>
|
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Mips/ |
D | MipsOs16.cpp | 85 case Instruction::FRem: in needsFP()
|
/external/llvm-project/llvm/lib/Target/Mips/ |
D | MipsOs16.cpp | 85 case Instruction::FRem: in needsFP()
|
/external/llvm/lib/Target/Mips/ |
D | MipsOs16.cpp | 88 case Instruction::FRem: in needsFP()
|
/external/swiftshader/src/Reactor/ |
D | EmulatedIntrinsics.hpp | 55 RValue<Float4> FRem(RValue<Float4> lhs, RValue<Float4> rhs);
|
D | EmulatedIntrinsics.cpp | 276 RValue<Float4> FRem(RValue<Float4> lhs, RValue<Float4> rhs) in FRem() function
|
/external/llvm-project/llvm/include/llvm/Transforms/InstCombine/ |
D | InstCombiner.h | 308 case Instruction::FRem: // X % 1.0 (doesn't simplify, but it is safe) in getSafeVectorConstantForBinop() 327 case Instruction::FRem: // 0.0 % X = 0 in getSafeVectorConstantForBinop()
|
/external/swiftshader/third_party/llvm-10.0/llvm/include/llvm/IR/ |
D | ConstrainedOps.def | 42 INSTRUCTION(FRem, 2, 1, experimental_constrained_frem, FREM)
|
/external/llvm-project/llvm/lib/FuzzMutate/ |
D | Operations.cpp | 50 Ops.push_back(binOpDescriptor(1, Instruction::FRem)); in describeFuzzerFloatOps() 115 case Instruction::FRem: in binOpDescriptor()
|
/external/swiftshader/third_party/llvm-10.0/llvm/lib/FuzzMutate/ |
D | Operations.cpp | 50 Ops.push_back(binOpDescriptor(1, Instruction::FRem)); in describeFuzzerFloatOps() 115 case Instruction::FRem: in binOpDescriptor()
|
/external/swiftshader/third_party/subzero/pnacl-llvm/ |
D | NaClBitcodeDecoders.cpp | 94 LLVMOpcode = Ty->isFPOrFPVectorTy() ? Instruction::FRem : Instruction::SRem; in DecodeBinaryOpcode()
|
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Transforms/Scalar/ |
D | SpeculativeExecution.cpp | 243 case Instruction::FRem: in ComputeSpeculationCost()
|
/external/llvm-project/llvm/lib/Transforms/Scalar/ |
D | SpeculativeExecution.cpp | 244 case Instruction::FRem: in ComputeSpeculationCost()
|
/external/deqp-deps/SPIRV-Tools/source/ |
D | assembly_grammar.cpp | 128 CASE(FRem),
|
/external/swiftshader/third_party/SPIRV-Tools/source/ |
D | assembly_grammar.cpp | 128 CASE(FRem),
|
/external/angle/third_party/vulkan-deps/spirv-tools/src/source/ |
D | assembly_grammar.cpp | 128 CASE(FRem),
|
/external/llvm-project/llvm/include/llvm/IR/ |
D | ConstrainedOps.def | 56 DAG_INSTRUCTION(FRem, 2, 1, experimental_constrained_frem, FREM)
|
/external/llvm-project/llvm/lib/Target/XCore/ |
D | XCoreLowerThreadLocal.cpp | 97 case Instruction::FRem: in createReplacementInstr()
|
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/XCore/ |
D | XCoreLowerThreadLocal.cpp | 97 case Instruction::FRem: in createReplacementInstr()
|
/external/llvm/lib/Target/XCore/ |
D | XCoreLowerThreadLocal.cpp | 97 case Instruction::FRem: in createReplacementInstr()
|
/external/llvm-project/mlir/lib/Target/LLVMIR/ |
D | ConvertFromLLVMIR.cpp | 428 INST(FDiv, FDiv), INST(URem, URem), INST(SRem, SRem), INST(FRem, FRem), in lookupOperationNameFromOpcode() 544 case llvm::Instruction::FRem: in processInstruction()
|
/external/llvm/tools/llvm-stress/ |
D | llvm-stress.cpp | 354 case 5:{Op = (isFloat?Instruction::FRem : Instruction::SRem); break; } in Act() 355 case 6:{Op = (isFloat?Instruction::FRem : Instruction::URem); break; } in Act()
|
/external/llvm-project/llvm/tools/llvm-stress/ |
D | llvm-stress.cpp | 401 case 5:{Op = (isFloat?Instruction::FRem : Instruction::SRem); break; } in Act() 402 case 6:{Op = (isFloat?Instruction::FRem : Instruction::URem); break; } in Act()
|