/external/llvm/lib/Target/Mips/ |
D | MipsAsmPrinter.cpp | 800 unsigned MovOpc, unsigned Reg1, in EmitMovFPIntPair() argument 808 EmitInstrRegReg(STI, MovOpc, Reg1, FPReg1); in EmitMovFPIntPair() 809 EmitInstrRegReg(STI, MovOpc, Reg2, FPReg2); in EmitMovFPIntPair() 816 unsigned MovOpc = ToFP ? Mips::MTC1 : Mips::MFC1; in EmitSwapFPIntParams() local 819 EmitInstrRegReg(STI, MovOpc, Mips::A0, Mips::F12); in EmitSwapFPIntParams() 822 EmitMovFPIntPair(STI, MovOpc, Mips::A0, Mips::A1, Mips::F12, Mips::F14, LE); in EmitSwapFPIntParams() 825 EmitInstrRegReg(STI, MovOpc, Mips::A0, Mips::F12); in EmitSwapFPIntParams() 826 EmitMovFPIntPair(STI, MovOpc, Mips::A2, Mips::A3, Mips::F14, Mips::F15, LE); in EmitSwapFPIntParams() 829 EmitMovFPIntPair(STI, MovOpc, Mips::A0, Mips::A1, Mips::F12, Mips::F13, LE); in EmitSwapFPIntParams() 832 EmitMovFPIntPair(STI, MovOpc, Mips::A0, Mips::A1, Mips::F12, Mips::F13, LE); in EmitSwapFPIntParams() [all …]
|
D | MipsSEInstrInfo.h | 107 unsigned CvtOpc, unsigned MovOpc, bool IsI64) const;
|
D | MipsAsmPrinter.h | 78 void EmitMovFPIntPair(const MCSubtargetInfo &STI, unsigned MovOpc,
|
D | MipsSEInstrInfo.cpp | 586 unsigned CvtOpc, unsigned MovOpc, in expandCvtFPInt() argument 588 const MCInstrDesc &CvtDesc = get(CvtOpc), &MovDesc = get(MovOpc); in expandCvtFPInt()
|
/external/llvm-project/llvm/lib/Target/Mips/ |
D | MipsAsmPrinter.cpp | 906 unsigned MovOpc, unsigned Reg1, in EmitMovFPIntPair() argument 914 EmitInstrRegReg(STI, MovOpc, Reg1, FPReg1); in EmitMovFPIntPair() 915 EmitInstrRegReg(STI, MovOpc, Reg2, FPReg2); in EmitMovFPIntPair() 923 unsigned MovOpc = ToFP ? Mips::MTC1 : Mips::MFC1; in EmitSwapFPIntParams() local 926 EmitInstrRegReg(STI, MovOpc, Mips::A0, Mips::F12); in EmitSwapFPIntParams() 929 EmitMovFPIntPair(STI, MovOpc, Mips::A0, Mips::A1, Mips::F12, Mips::F14, LE); in EmitSwapFPIntParams() 932 EmitInstrRegReg(STI, MovOpc, Mips::A0, Mips::F12); in EmitSwapFPIntParams() 933 EmitMovFPIntPair(STI, MovOpc, Mips::A2, Mips::A3, Mips::F14, Mips::F15, LE); in EmitSwapFPIntParams() 936 EmitMovFPIntPair(STI, MovOpc, Mips::A0, Mips::A1, Mips::F12, Mips::F13, LE); in EmitSwapFPIntParams() 939 EmitMovFPIntPair(STI, MovOpc, Mips::A0, Mips::A1, Mips::F12, Mips::F13, LE); in EmitSwapFPIntParams() [all …]
|
D | MipsSEInstrInfo.h | 115 unsigned CvtOpc, unsigned MovOpc, bool IsI64) const;
|
D | MipsAsmPrinter.h | 99 void EmitMovFPIntPair(const MCSubtargetInfo &STI, unsigned MovOpc,
|
D | MipsSEInstrInfo.cpp | 759 unsigned CvtOpc, unsigned MovOpc, in expandCvtFPInt() argument 761 const MCInstrDesc &CvtDesc = get(CvtOpc), &MovDesc = get(MovOpc); in expandCvtFPInt()
|
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Mips/ |
D | MipsAsmPrinter.cpp | 906 unsigned MovOpc, unsigned Reg1, in EmitMovFPIntPair() argument 914 EmitInstrRegReg(STI, MovOpc, Reg1, FPReg1); in EmitMovFPIntPair() 915 EmitInstrRegReg(STI, MovOpc, Reg2, FPReg2); in EmitMovFPIntPair() 923 unsigned MovOpc = ToFP ? Mips::MTC1 : Mips::MFC1; in EmitSwapFPIntParams() local 926 EmitInstrRegReg(STI, MovOpc, Mips::A0, Mips::F12); in EmitSwapFPIntParams() 929 EmitMovFPIntPair(STI, MovOpc, Mips::A0, Mips::A1, Mips::F12, Mips::F14, LE); in EmitSwapFPIntParams() 932 EmitInstrRegReg(STI, MovOpc, Mips::A0, Mips::F12); in EmitSwapFPIntParams() 933 EmitMovFPIntPair(STI, MovOpc, Mips::A2, Mips::A3, Mips::F14, Mips::F15, LE); in EmitSwapFPIntParams() 936 EmitMovFPIntPair(STI, MovOpc, Mips::A0, Mips::A1, Mips::F12, Mips::F13, LE); in EmitSwapFPIntParams() 939 EmitMovFPIntPair(STI, MovOpc, Mips::A0, Mips::A1, Mips::F12, Mips::F13, LE); in EmitSwapFPIntParams() [all …]
|
D | MipsSEInstrInfo.h | 113 unsigned CvtOpc, unsigned MovOpc, bool IsI64) const;
|
D | MipsAsmPrinter.h | 99 void EmitMovFPIntPair(const MCSubtargetInfo &STI, unsigned MovOpc,
|
D | MipsSEInstrInfo.cpp | 745 unsigned CvtOpc, unsigned MovOpc, in expandCvtFPInt() argument 747 const MCInstrDesc &CvtDesc = get(CvtOpc), &MovDesc = get(MovOpc); in expandCvtFPInt()
|
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/X86/ |
D | X86RetpolineThunks.cpp | 231 const unsigned MovOpc = Is64Bit ? X86::MOV64mr : X86::MOV32mr; in insertRegReturnAddrClobber() local 233 addRegOffset(BuildMI(&MBB, DebugLoc(), TII->get(MovOpc)), SPReg, false, 0) in insertRegReturnAddrClobber()
|
/external/llvm-project/llvm/lib/Target/X86/ |
D | X86IndirectThunks.cpp | 245 const unsigned MovOpc = Is64Bit ? X86::MOV64mr : X86::MOV32mr; in populateThunk() local 247 addRegOffset(BuildMI(CallTarget, DebugLoc(), TII->get(MovOpc)), SPReg, false, in populateThunk()
|
/external/llvm-project/llvm/lib/Target/AMDGPU/ |
D | SIRegisterInfo.cpp | 441 unsigned MovOpc = ST.enableFlatScratch() ? AMDGPU::S_MOV_B32 in materializeFrameBaseRegister() local 445 BuildMI(*MBB, Ins, DL, TII->get(MovOpc), BaseReg) in materializeFrameBaseRegister() 459 BuildMI(*MBB, Ins, DL, TII->get(MovOpc), FIReg) in materializeFrameBaseRegister()
|
D | AMDGPUInstructionSelector.cpp | 1896 unsigned MovOpc = IsVALU ? AMDGPU::V_MOV_B32_e32 : AMDGPU::S_MOV_B32; in selectG_TRUNC() local 1900 BuildMI(*MBB, I, DL, TII.get(MovOpc), ImmReg) in selectG_TRUNC()
|
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AArch64/ |
D | AArch64InstructionSelector.cpp | 1633 const unsigned MovOpc = in select() local 1671 I.setDesc(TII.get(MovOpc)); in select() 3454 unsigned MovOpc = DefSize == 32 ? AArch64::FMOVSi : AArch64::FMOVDi; in emitFMovForFConstant() local 3455 I.setDesc(TII.get(MovOpc)); in emitFMovForFConstant()
|
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AMDGPU/ |
D | AMDGPUInstructionSelector.cpp | 1647 unsigned MovOpc = IsVGPR ? AMDGPU::V_MOV_B32_e32 : AMDGPU::S_MOV_B32; in selectG_PTR_MASK() local 1663 BuildMI(*BB, &I, DL, TII.get(MovOpc), ImmReg) in selectG_PTR_MASK()
|
/external/llvm-project/llvm/lib/Target/AArch64/GISel/ |
D | AArch64InstructionSelector.cpp | 2334 const unsigned MovOpc = in select() local 2386 I.setDesc(TII.get(MovOpc)); in select() 4298 unsigned MovOpc = DefSize == 32 ? AArch64::FMOVSi : AArch64::FMOVDi; in emitFMovForFConstant() local 4299 I.setDesc(TII.get(MovOpc)); in emitFMovForFConstant()
|
/external/llvm-project/llvm/lib/Target/PowerPC/ |
D | PPCISelLowering.cpp | 8610 unsigned MovOpc = (WordInt && !Signed) ? PPCISD::MTVSRZ : PPCISD::MTVSRA; in LowerINT_TO_FPDirectMove() local 8611 SDValue Mov = DAG.getNode(MovOpc, dl, MVT::f64, Src); in LowerINT_TO_FPDirectMove()
|