Searched refs:PMCR (Results 1 – 11 of 11) sorted by relevance
| /external/arm-trusted-firmware/docs/perf/ |
| D | performance-monitoring-unit.rst | 50 ``PMCR`` registers. These can be accessed at all privilege levels.
64 | ``PMCR_EL0[63*:0]`` | ``PMCR[31:0]`` |
129 For ``PMCR``/``PMCR_EL0``, the most important fields are:
145 - The effects of ``PMCNTENSET`` and ``PMCR.DP`` are applied on top of this.
|
| /external/arm-trusted-firmware/include/arch/aarch32/ |
| D | smccc_macros.S | 101 ldcopr r5, PMCR
112 stcopr r5, PMCR
162 stcopr r1, PMCR
|
| D | el3_common_macros.S | 149 stcopr r0, PMCR
|
| D | arch_helpers.h | 287 DEFINE_COPROCR_READ_FUNC(pmcr, PMCR) in DEFINE_SYSREG_RW_FUNCS()
|
| D | arch.h | 554 #define PMCR p15, 0, c9, c12, 0 macro
|
| /external/llvm-project/llvm/lib/Target/VE/ |
| D | VERegisterInfo.td | 70 def PMCR#I : VEMiscReg<!add(8,I), "pmcr"#I>;
79 (sequence "PMCR%u", 0, 3),
|
| /external/arm-trusted-firmware/docs/security_advisories/ |
| D | security-advisory-tfv-5.rst | 47 The same issue exists for the equivalent AArch32 register, ``PMCR``, except that
|
| /external/OpenCSD/decoder/tests/snapshots/tc2-ptm-rstk-t32/ |
| D | device1.ini | 105 PMCR=0x410F3000 key
|
| /external/OpenCSD/decoder/tests/snapshots/trace_cov_a15/ |
| D | device1.ini | 105 PMCR=0x410F3000 key
|
| /external/arm-trusted-firmware/docs/process/ |
| D | security-hardening.rst | 42 Since the Non-secure world has access to the ``PMCR`` register, it can
|
| /external/arm-trusted-firmware/docs/ |
| D | change-log.rst | 1458 CPU cold/warm boot. For the earlier architectures PMCR register is
1460 and cycle counting gets disabled by setting PMCR.DP bit.
2472 - Control register PMCR_EL0 / PMCR is set to prohibit cycle counting in the
|