Searched refs:Q2V (Results 1 – 11 of 11) sorted by relevance
/external/llvm-project/llvm/lib/Target/Hexagon/ |
D | HexagonISelLoweringHVX.cpp | 644 SDValue T = DAG.getNode(HexagonISD::Q2V, dl, ByteTy, PredV); in createHvxPrefixPred() 665 SDValue M = DAG.getNode(HexagonISD::Q2V, dl, ByteTy, Q); in createHvxPrefixPred() 825 SDValue ByteVec = DAG.getNode(HexagonISD::Q2V, dl, ByteTy, VecV); in extractHvxElementPred() 886 SDValue ByteVec = DAG.getNode(HexagonISD::Q2V, dl, ByteTy, VecV); in insertHvxElementPred() 948 SDValue ByteVec = DAG.getNode(HexagonISD::Q2V, dl, ByteTy, VecV); in extractHvxSubvectorPred() 1111 SDValue ByteVec = DAG.getNode(HexagonISD::Q2V, dl, ByteTy, VecV); in insertHvxSubvectorPred() 1147 return DAG.getNode(HexagonISD::Q2V, dl, ResTy, VecV); in extendHvxVectorPred() 1653 DAG.getNode(HexagonISD::Q2V, dl, VecTy, Op.getOperand(1)), in LowerHvxSelect() 1654 DAG.getNode(HexagonISD::Q2V, dl, VecTy, Op.getOperand(2))); in LowerHvxSelect() 1739 SDValue MaskV = DAG.getNode(HexagonISD::Q2V, dl, ByteTy, Mask); in LowerHvxMaskedOp() [all …]
|
D | HexagonPatternsHVX.td | 29 def Q2V: OutPatFrag<(ops node:$Qs), (V6_vandqrt $Qs, (A2_tfrsi -1))>; 37 (V6_vror (V6_vpackeb (V6_vd0), (Q2V $Qs)), 39 (V6_vpackeb (V6_vd0), (Q2V $Qt))),
|
D | HexagonISelLowering.h | 75 Q2V, // Convert vector predicate to an HVX vector. [*] enumerator
|
D | HexagonISelDAGToDAG.cpp | 905 case HexagonISD::Q2V: return SelectQ2V(N); in Select()
|
D | HexagonISelLowering.cpp | 1869 case HexagonISD::Q2V: return "HexagonISD::Q2V"; in getTargetNodeName()
|
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Hexagon/ |
D | HexagonISelLoweringHVX.cpp | 517 SDValue T = DAG.getNode(HexagonISD::Q2V, dl, ByteTy, PredV); in createHvxPrefixPred() 535 SDValue M = DAG.getNode(HexagonISD::Q2V, dl, ByteTy, Q); in createHvxPrefixPred() 695 SDValue ByteVec = DAG.getNode(HexagonISD::Q2V, dl, ByteTy, VecV); in extractHvxElementPred() 756 SDValue ByteVec = DAG.getNode(HexagonISD::Q2V, dl, ByteTy, VecV); in insertHvxElementPred() 818 SDValue ByteVec = DAG.getNode(HexagonISD::Q2V, dl, ByteTy, VecV); in extractHvxSubvectorPred() 981 SDValue ByteVec = DAG.getNode(HexagonISD::Q2V, dl, ByteTy, VecV); in insertHvxSubvectorPred() 1016 return DAG.getNode(HexagonISD::Q2V, dl, ResTy, VecV); in extendHvxVectorPred()
|
D | HexagonPatternsHVX.td | 20 def Q2V: OutPatFrag<(ops node:$Qs), (V6_vandqrt $Qs, (A2_tfrsi -1))>; 28 (V6_vror (V6_vpackeb (V6_vd0), (Q2V $Qs)), 30 (V6_vpackeb (V6_vd0), (Q2V $Qt))),
|
D | HexagonISelLowering.h | 76 Q2V, // Convert vector predicate to an HVX vector. [*] enumerator
|
D | HexagonISelDAGToDAG.cpp | 897 case HexagonISD::Q2V: return SelectQ2V(N); in Select()
|
D | HexagonISelLowering.cpp | 1723 case HexagonISD::Q2V: return "HexagonISD::Q2V"; in getTargetNodeName()
|
/external/llvm-project/clang/lib/CodeGen/ |
D | CGBuiltin.cpp | 17240 auto Q2V = [this, VecLen] (llvm::Value *Pred) { in EmitHexagonBuiltinExpr() local 17264 Builder.CreateAlignedStore(Q2V(PredOut), PredAddr.getPointer(), in EmitHexagonBuiltinExpr() 17335 Call = Q2V(Call); in EmitHexagonBuiltinExpr()
|