Home
last modified time | relevance | path

Searched refs:QPU_R_UNIF (Results 1 – 8 of 8) sorted by relevance

/external/mesa3d/src/gallium/drivers/vc4/kernel/
Dvc4_validate_shaders.c235 if (!(add_b == QPU_MUX_A && raddr_a == QPU_R_UNIF) && in check_tmu_write()
236 !(add_b == QPU_MUX_B && raddr_b == QPU_R_UNIF)) { in check_tmu_write()
243 if (raddr_a == QPU_R_UNIF || (sig != QPU_SIG_SMALL_IMM && in check_tmu_write()
244 raddr_b == QPU_R_UNIF)) { in check_tmu_write()
363 if (!(add_b == QPU_MUX_A && raddr_a == QPU_R_UNIF) && in validate_uniform_address_write()
364 !(add_b == QPU_MUX_B && raddr_b == QPU_R_UNIF)) { in validate_uniform_address_write()
531 if (!(add_b == QPU_MUX_A && raddr_a == QPU_R_UNIF) && in track_live_clamps()
532 !(add_b == QPU_MUX_B && raddr_b == QPU_R_UNIF && in track_live_clamps()
598 if (raddr_a == QPU_R_UNIF || in check_instruction_reads()
599 (raddr_b == QPU_R_UNIF && sig != QPU_SIG_SMALL_IMM)) { in check_instruction_reads()
/external/mesa3d/src/gallium/drivers/vc4/
Dvc4_qpu_validate.c170 reads_reg(insts[j], QPU_R_UNIF) || in vc4_qpu_validate()
365 if (reads_reg(inst, QPU_R_UNIF) && in vc4_qpu_validate()
Dvc4_qpu_emit.c82 case QPU_R_UNIF: in swap_file()
645 QPU_RADDR_A) == QPU_R_UNIF || in vc4_generate_code()
647 QPU_RADDR_B) == QPU_R_UNIF) { in vc4_generate_code()
Dvc4_qpu_defines.h71 QPU_R_UNIF = 32, enumerator
Dvc4_qpu.h90 QPU_R_UNIF, in qpu_unif()
Dvc4_qpu_schedule.c161 case QPU_R_UNIF: in process_raddr_deps()
209 return (QPU_GET_FIELD(inst, QPU_RADDR_A) == QPU_R_UNIF || in reads_uniform()
210 (QPU_GET_FIELD(inst, QPU_RADDR_B) == QPU_R_UNIF && in reads_uniform()
Dvc4_qpu.c375 case QPU_R_UNIF: in try_swap_ra_file()
/external/libdrm/vc4/
Dvc4_qpu_defines.h68 QPU_R_UNIF = 32, enumerator