Searched refs:SCTLR (Results 1 – 25 of 25) sorted by relevance
| /external/arm-trusted-firmware/lib/psci/aarch32/ |
| D | psci_helpers.S | 89 ldcopr r0, SCTLR
91 stcopr r0, SCTLR
109 ldcopr r1, SCTLR
111 stcopr r1, SCTLR
|
| /external/arm-trusted-firmware/lib/xlat_tables_v2/aarch32/ |
| D | enable_mmu.S | 18 ldcopr r1, SCTLR
56 ldcopr r1, SCTLR
64 stcopr r1, SCTLR
|
| /external/arm-trusted-firmware/lib/cpus/aarch32/ |
| D | aem_generic.S | 15 ldcopr r0, SCTLR
31 ldcopr r0, SCTLR
|
| D | cortex_a32.S | 56 ldcopr r0, SCTLR
87 ldcopr r0, SCTLR
|
| D | cortex_a72.S | 146 ldcopr r0, SCTLR
193 ldcopr r0, SCTLR
|
| D | cortex_a53.S | 224 ldcopr r0, SCTLR
254 ldcopr r0, SCTLR
|
| D | cortex_a5.S | 15 ldcopr r0, SCTLR
|
| D | cortex_a12.S | 15 ldcopr r0, SCTLR
|
| D | cortex_a7.S | 15 ldcopr r0, SCTLR
|
| D | cortex_a9.S | 15 ldcopr r0, SCTLR
|
| D | cortex_a15.S | 21 ldcopr r0, SCTLR
|
| D | cortex_a17.S | 15 ldcopr r0, SCTLR
|
| D | cortex_a57.S | 487 ldcopr r0, SCTLR
529 ldcopr r0, SCTLR
|
| /external/arm-trusted-firmware/include/arch/aarch32/ |
| D | el3_common_macros.S | 31 ldcopr r0, SCTLR
33 stcopr r0, SCTLR
237 stcopr r0, SCTLR
|
| D | arch_helpers.h | 228 DEFINE_COPROCR_RW_FUNCS(sctlr, SCTLR) in DEFINE_SYSREG_RW_FUNCS()
|
| D | arch.h | 497 #define SCTLR p15, 0, c1, c0, 0 macro
|
| /external/arm-trusted-firmware/bl2u/aarch32/ |
| D | bl2u_entrypoint.S | 48 ldcopr r0, SCTLR
51 stcopr r0, SCTLR
|
| /external/arm-trusted-firmware/bl2/aarch32/ |
| D | bl2_entrypoint.S | 49 ldcopr r0, SCTLR
52 stcopr r0, SCTLR
|
| /external/arm-trusted-firmware/bl1/aarch32/ |
| D | bl1_exceptions.S | 122 ldcopr r9, SCTLR
124 stcopr r9, SCTLR
|
| /external/arm-trusted-firmware/lib/aarch32/ |
| D | misc_helpers.S | 177 ldcopr r0, SCTLR
179 stcopr r0, SCTLR
|
| /external/OpenCSD/decoder/tests/snapshots/tc2-ptm-rstk-t32/ |
| D | device1.ini | 157 SCTLR=0x00C5187D key
|
| /external/OpenCSD/decoder/tests/snapshots/trace_cov_a15/ |
| D | device1.ini | 157 SCTLR=0x00C5187D key
|
| /external/arm-trusted-firmware/docs/getting_started/ |
| D | psci-lib-integration-guide.rst | 102 #. Values for certain system registers like SCR and SCTLR cannot be
114 registers: R0 - R3, LR (R14), SCR, SPSR, SCTLR.
|
| /external/arm-trusted-firmware/docs/design/ |
| D | firmware-design.rst | 271 - ``SCTLR``. Instruction cache is enabled by setting the ``SCTLR.I`` bit.
272 Alignment checking is enabled by setting the ``SCTLR.A`` bit.
274 ``SCTLR.EE`` bit.
758 SCTLR.EE = 0
820 SCTLR.EE = 0
|
| /external/arm-trusted-firmware/docs/ |
| D | change-log.rst | 1395 - AArch64: Fix SCTLR bit definitions
1410 - SCTLR and ACTLR are 32-bit for AArch32 and 64-bit for AArch64
2477 SCTLR is explicitly initialised during the warmboot flow rather than
|