/external/swiftshader/third_party/subzero/src/ |
D | IceTargetLoweringX86BaseImpl.h | 1765 Operand *Src0Lo, Operand *Src0Hi, 1786 _mov(T_2, Src0Lo); 1828 _mov(T_2, Src0Lo); 1859 _mov(T_2, Src0Lo); 1902 _mov(T_2, Src0Lo); 2025 Operand *Src0Lo = loOperand(Src0); 2035 _mov(T_Lo, Src0Lo); 2043 _mov(T_Lo, Src0Lo); 2051 _mov(T_Lo, Src0Lo); 2059 _mov(T_Lo, Src0Lo); [all …]
|
D | IceTargetLoweringMIPS32.cpp | 3060 Operand *Src0Lo = legalize(loOperand(Src0), Legal_Reg); in lowerAssign() local 3065 _mov(T_Lo, Src0Lo); in lowerAssign() 5623 Variable *Src0Lo = legalizeToReg(loOperand(Src)); in lowerSwitch() local 5635 _br(NoTarget, TargetTrue, Src0Lo, ValueLo, CondMIPS32::Cond::EQ); in lowerSwitch()
|
D | IceTargetLoweringARM32.cpp | 3533 Operand *Src0Lo = legalize(loOperand(Src0), Legal_Reg | Legal_Flex); in lowerAssign() local 3534 _mov(T_Lo, Src0Lo); in lowerAssign() 6188 Variable *Src0Lo = legalizeToReg(loOperand(Src0)); in lowerSwitch() local 6195 _cmp(Src0Lo, ValueLo); in lowerSwitch()
|
D | IceTargetLoweringX86Base.h | 1127 void lowerShift64(InstArithmetic::OpKind Op, Operand *Src0Lo, Operand *Src0Hi,
|
/external/llvm/lib/CodeGen/SelectionDAG/ |
D | LegalizeVectorTypes.cpp | 1115 SDValue Src0Lo, Src0Hi; in SplitVecRes_MLOAD() local 1117 GetSplitVector(Src0, Src0Lo, Src0Hi); in SplitVecRes_MLOAD() 1119 std::tie(Src0Lo, Src0Hi) = DAG.SplitVector(Src0, dl); in SplitVecRes_MLOAD() 1126 Lo = DAG.getMaskedLoad(LoVT, dl, Ch, Ptr, MaskLo, Src0Lo, LoMemVT, MMO, in SplitVecRes_MLOAD() 1178 SDValue Src0Lo, Src0Hi; in SplitVecRes_MGATHER() local 1180 GetSplitVector(Src0, Src0Lo, Src0Hi); in SplitVecRes_MGATHER() 1182 std::tie(Src0Lo, Src0Hi) = DAG.SplitVector(Src0, dl); in SplitVecRes_MGATHER() 1195 SDValue OpsLo[] = {Ch, Src0Lo, MaskLo, Ptr, IndexLo}; in SplitVecRes_MGATHER() 1693 SDValue Src0Lo, Src0Hi; in SplitVecOp_MGATHER() local 1695 GetSplitVector(Src0, Src0Lo, Src0Hi); in SplitVecOp_MGATHER() [all …]
|
D | DAGCombiner.cpp | 5489 SDValue Src0Lo, Src0Hi; in visitMGATHER() local 5490 std::tie(Src0Lo, Src0Hi) = DAG.SplitVector(Src0, DL); in visitMGATHER() 5512 SDValue OpsLo[] = { Chain, Src0Lo, MaskLo, BasePtr, IndexLo }; in visitMGATHER() 5564 SDValue Src0Lo, Src0Hi; in visitMLOAD() local 5565 std::tie(Src0Lo, Src0Hi) = DAG.SplitVector(Src0, DL); in visitMLOAD() 5589 Lo = DAG.getMaskedLoad(LoVT, DL, Chain, Ptr, MaskLo, Src0Lo, LoMemVT, MMO, in visitMLOAD()
|