Home
last modified time | relevance | path

Searched refs:TEGRA_MISC_BASE (Results 1 – 15 of 15) sorted by relevance

/external/arm-trusted-firmware/plat/nvidia/tegra/soc/t194/
Dplat_secondary.c57 mmio_write_32(TEGRA_MISC_BASE + MISCREG_AA64_RST_LOW, addr_low); in plat_secondary_setup()
58 assert(mmio_read_32(TEGRA_MISC_BASE + MISCREG_AA64_RST_LOW) == addr_low); in plat_secondary_setup()
59 mmio_write_32(TEGRA_MISC_BASE + MISCREG_AA64_RST_HIGH, addr_high); in plat_secondary_setup()
60 assert(mmio_read_32(TEGRA_MISC_BASE + MISCREG_AA64_RST_HIGH) == addr_high); in plat_secondary_setup()
Dplat_smmu.c18 return mmio_read_32((uintptr_t)TEGRA_MISC_BASE + off); in tegra_misc_read_32()
Dplat_setup.c89 MAP_REGION_FLAT(TEGRA_MISC_BASE, 0x4000U, /* 16KB */
Dplat_psci_handlers.c138 val = mmio_read_32(TEGRA_MISC_BASE + MISCREG_PFCFG); in tegra_soc_pwr_domain_suspend()
/external/arm-trusted-firmware/plat/nvidia/tegra/soc/t210/
Dplat_psci_handlers.c239 val = mmio_read_32(TEGRA_MISC_BASE + PINMUX_AUX_DVFS_PWM); in tegra_soc_pwr_domain_suspend()
241 mmio_write_32(TEGRA_MISC_BASE + PINMUX_AUX_DVFS_PWM, val); in tegra_soc_pwr_domain_suspend()
399 val = mmio_read_32(TEGRA_MISC_BASE + APB_SLAVE_SECURITY_ENABLE); in tegra_soc_pwr_domain_power_down_wfi()
401 mmio_write_32(TEGRA_MISC_BASE + APB_SLAVE_SECURITY_ENABLE, val); in tegra_soc_pwr_domain_power_down_wfi()
498 val = mmio_read_32(TEGRA_MISC_BASE + APB_SLAVE_SECURITY_ENABLE); in tegra_soc_pwr_domain_on_finish()
500 mmio_write_32(TEGRA_MISC_BASE + APB_SLAVE_SECURITY_ENABLE, val); in tegra_soc_pwr_domain_on_finish()
515 val = mmio_read_32(TEGRA_MISC_BASE + PINMUX_AUX_DVFS_PWM); in tegra_soc_pwr_domain_on_finish()
517 mmio_write_32(TEGRA_MISC_BASE + PINMUX_AUX_DVFS_PWM, val); in tegra_soc_pwr_domain_on_finish()
520 val = mmio_read_32(TEGRA_MISC_BASE + PINMUX_AUX_DVFS_PWM); in tegra_soc_pwr_domain_on_finish()
Dplat_setup.c246 val = mmio_read_32(TEGRA_MISC_BASE + APB_SLAVE_SECURITY_ENABLE); in plat_late_platform_setup()
248 mmio_write_32(TEGRA_MISC_BASE + APB_SLAVE_SECURITY_ENABLE, val); in plat_late_platform_setup()
253 val = mmio_read_32(TEGRA_MISC_BASE + APB_SLAVE_SECURITY_ENABLE); in plat_late_platform_setup()
255 mmio_write_32(TEGRA_MISC_BASE + APB_SLAVE_SECURITY_ENABLE, val); in plat_late_platform_setup()
/external/arm-trusted-firmware/plat/nvidia/tegra/common/
Dtegra_stack_protector.c23 seed = mmio_read_32(TEGRA_MISC_BASE + HARDWARE_REVISION_OFFSET); in plat_get_stack_protector_canary()
Dtegra_platform.c58 return mmio_read_32(TEGRA_MISC_BASE + HARDWARE_REVISION_OFFSET); in tegra_get_chipid()
/external/arm-trusted-firmware/plat/nvidia/tegra/include/t132/
Dtegra_def.h78 #define TEGRA_MISC_BASE U(0x70000000) macro
/external/arm-trusted-firmware/plat/nvidia/tegra/include/t210/
Dtegra_def.h190 #define TEGRA_MISC_BASE U(0x70000000) macro
/external/arm-trusted-firmware/plat/nvidia/tegra/include/t186/
Dtegra_def.h89 #define TEGRA_MISC_BASE U(0x00100000) macro
/external/arm-trusted-firmware/plat/nvidia/tegra/include/t194/
Dtegra_def.h65 #define TEGRA_MISC_BASE U(0x00100000) macro
/external/arm-trusted-firmware/plat/nvidia/tegra/soc/t186/
Dplat_setup.c73 MAP_REGION_FLAT(TEGRA_MISC_BASE, 0x10000U, /* 64KB */
Dplat_psci_handlers.c138 val = mmio_read_32(TEGRA_MISC_BASE + MISCREG_PFCFG); in tegra_soc_pwr_domain_suspend()
/external/arm-trusted-firmware/plat/nvidia/tegra/common/aarch64/
Dtegra_helpers.S307 mov x0, #TEGRA_MISC_BASE