| /external/cpuinfo/src/x86/ |
| D | vendor.c | 27 #define VIA UINT32_C(0x20414956) macro
132 case VIA: in cpuinfo_x86_decode_vendor()
133 if (edx == VIA && ecx == VIA) { in cpuinfo_x86_decode_vendor()
|
| /external/chromium-trace/catapult/devil/devil/utils/ |
| D | usb_hubs.py | 161 VIA = HubType(_is_via_hub, VIA_LAYOUT) variable
165 KEEDOX, VIA
179 return VIA
|
| /external/skqp/dm/ |
| D | DM.cpp | 949 #define VIA(t, via, ...) if (tag.equals(t)) return new via(__VA_ARGS__) in create_via() macro
950 VIA("gbr", ViaCSXform, wrapped, rgb_to_gbr(), true); in create_via()
951 VIA("p3", ViaCSXform, wrapped, in create_via()
953 VIA("lite", ViaLite, wrapped); in create_via()
955 VIA("svg", ViaSVG, wrapped); in create_via()
957 VIA("serialize", ViaSerialization, wrapped); in create_via()
958 VIA("pic", ViaPicture, wrapped); in create_via()
959 VIA("tiles", ViaTiles, 256, 256, nullptr, wrapped); in create_via()
960 VIA("tiles_rt", ViaTiles, 256, 256, new SkRTreeFactory, wrapped); in create_via()
962 VIA("ddl", ViaDDL, 1, 3, wrapped); in create_via()
[all …]
|
| /external/llvm-project/llvm/test/DebugInfo/PDB/Inputs/ |
| D | every-array.cpp | 19 volatile int VIA[3] = {1, 2, 3}; variable
|
| /external/skia/dm/ |
| D | DM.cpp | 1029 #define VIA(t, via, ...) if (tag.equals(t)) return new via(__VA_ARGS__) in create_via() macro
1031 VIA("svg", ViaSVG, wrapped); in create_via()
1033 VIA("serialize", ViaSerialization, wrapped); in create_via()
1034 VIA("pic", ViaPicture, wrapped); in create_via()
1043 VIA("matrix", ViaMatrix, m, wrapped); in create_via()
1044 VIA("upright", ViaUpright, m, wrapped); in create_via()
1047 #undef VIA in create_via()
|
| /external/nist-sip/java/gov/nist/javax/sip/header/ |
| D | SIPHeaderNames.java | 62 public static final String VIA = ViaHeader.NAME; //16 field
|
| D | NameMap.java | 109 putNameMap(VIA, Via.class.getName()); //16 in initializeNameMap()
|
| D | SIPHeaderList.java | 166 …(this.headerName.equals(SIPHeaderNames.VIA) || this.headerName.equals(SIPHeaderNames.ROUTE) || thi… in encode()
|
| /external/nist-sip/java/gov/nist/javax/sip/parser/ |
| D | Lexer.java | 143 addKeyword(ViaHeader.NAME.toUpperCase(), TokenTypes.VIA); in selectLexer()
221 addKeyword(TokenNames.V.toUpperCase(), TokenTypes.VIA); in selectLexer()
|
| D | ViaParser.java | 203 this.lexer.match(TokenTypes.VIA); in parse()
|
| D | TokenTypes.java | 53 public static final int VIA = START + 16; field
|
| /external/guava/android/guava/src/com/google/common/net/ |
| D | HttpHeaders.java | 52 public static final String VIA = "Via"; field in HttpHeaders
|
| /external/guava/guava/src/com/google/common/net/ |
| D | HttpHeaders.java | 52 public static final String VIA = "Via"; field in HttpHeaders
|
| /external/mesa3d/docs/ |
| D | systems.rst | 64 - VIA Unichrome
|
| /external/libnl/lib/route/ |
| D | nexthop.c | 129 diff |= NH_DIFF(VIA, nl_addr_cmp(a->rtnh_via, in rtnl_route_nh_compare()
|
| /external/cpuinfo/ |
| D | README.md | 162 - [ ] VIA-designed x86/x86-64 cores
|
| /external/libffi/m4/ |
| D | ax_gcc_archflag.m4 | 148 *:746e6543:736c7561:48727561) # IDT / VIA (Centaur)
|
| /external/ImageMagick/m4/ |
| D | ax_gcc_archflag.m4 | 148 *:746e6543:736c7561:48727561) # IDT / VIA (Centaur)
|
| /external/libusb/ |
| D | ChangeLog | 114 * Multiple Windows improvements (error logging, VS2013, VIA xHCI support)
|
| /external/ImageMagick/PerlMagick/t/reference/write/filter/ |
| D | Rotate.miff | 42 …�����������������������������������fVD�[K6�ZK9�ZJ:�YJ;�XK;�SH:�KE8�KE4�PE3�VIA�d]r���������gav�G>3…
|
| /external/llvm/lib/Target/X86/ |
| D | X86InstrSystem.td | 536 // VIA PadLock crypto instructions
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/X86/ |
| D | X86ScheduleBtVer2.td | 854 // Reference: Agner's Fog "The microarchitecture of Intel, AMD and VIA CPUs",
|
| D | X86InstrSystem.td | 565 // VIA PadLock crypto instructions
|
| /external/llvm-project/llvm/lib/Target/X86/ |
| D | X86ScheduleBtVer2.td | 857 // Reference: Agner's Fog "The microarchitecture of Intel, AMD and VIA CPUs",
|
| D | X86SchedSandyBridge.td | 1113 // See Agner's Fog "The microarchitecture of Intel, AMD and VIA CPUs",
|