Searched refs:_xor (Results 1 – 9 of 9) sorted by relevance
/external/llvm-project/clang/test/SemaCXX/ |
D | warn-xor-as-pow.cpp | 22 constexpr long long operator"" _xor(unsigned long long v) { return v; } in operator ""_xor() 123 res = 10 ^ 5_xor; in test() 124 res = 10_xor ^ 5; in test()
|
/external/swiftshader/third_party/subzero/src/ |
D | IceTargetLoweringMIPS32.cpp | 2525 _xor(T_Lo, Src0LoR, Src1LoR); in lowerInt64Arithmetic() 2527 _xor(T_Hi, Src0HiR, Src1HiR); in lowerInt64Arithmetic() 2839 _xor(T, Src0R, Src1R); in lowerArithmetic() 3158 _xor(T1, Src0HiR, Src1HiR); in lowerBr() 3159 _xor(T2, Src0R, Src1R); in lowerBr() 3173 _xor(T1, Src0HiR, Src1HiR); in lowerBr() 3174 _xor(T2, Src0R, Src1R); in lowerBr() 3190 _xor(T1, Src0HiR, Src1HiR); in lowerBr() 3209 _xor(T1, Src0HiR, Src1HiR); in lowerBr() 3228 _xor(T1, Src0HiR, Src1HiR); in lowerBr() [all …]
|
D | IceTargetLoweringX86BaseImpl.h | 2060 _xor(T_Lo, Src1Lo); 2063 _xor(T_Hi, Src1Hi); 2314 _xor(T, Src1); 4909 Op_Lo = &TargetX86Base<TraitsType>::_xor; 4910 Op_Hi = &TargetX86Base<TraitsType>::_xor; 5129 _xor(T_Dest, _63); 5131 _xor(T_Dest, _31); 5148 _xor(T_Dest2, _31);
|
D | IceTargetLoweringMIPS32.h | 598 void _xor(Variable *Dest, Variable *Src0, Variable *Src1) { in _xor() function
|
D | IceTargetLoweringX86Base.h | 1037 void _xor(Variable *Dest, Operand *Src0) { in _xor() function
|
/external/llvm-project/mlir/lib/Target/LLVMIR/ |
D | ModuleTranslation.cpp | 265 case LLVM::AtomicBinOp::_xor: in getLLVMAtomicBinOp()
|
/external/llvm-project/mlir/include/mlir/Dialect/LLVMIR/ |
D | LLVMOps.td | 1107 def AtomicBinOpXor : I64EnumAttrCase<"_xor", 6>;
|
/external/llvm-project/mlir/test/Target/ |
D | llvmir.mlir | 1129 %8 = llvm.atomicrmw _xor %i32_ptr, %i32 unordered : !llvm.i32
|
/external/llvm/lib/Target/Hexagon/ |
D | HexagonInstrInfo.td | 5276 def _xor : T_shift_reg_acc_p <opc1, "^= ", OpNode, xor, 0b011, minOp>;
|