Home
last modified time | relevance | path

Searched refs:cpuinfo_get_l1d_caches_count (Results 1 – 25 of 85) sorted by relevance

1234

/external/cpuinfo/test/mock/
Dscaleway.cc193 ASSERT_EQ(2, cpuinfo_get_l1d_caches_count()); in TEST()
201 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
207 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
213 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
219 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
225 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
231 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
237 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
Dmoto-g-gen3.cc434 ASSERT_EQ(4, cpuinfo_get_l1d_caches_count()); in TEST()
442 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
448 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
454 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
461 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
467 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
473 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
479 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
Dgalaxy-s3-us.cc434 ASSERT_EQ(2, cpuinfo_get_l1d_caches_count()); in TEST()
442 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
448 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
454 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
461 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
467 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
473 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
479 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
Dmoto-e-gen1.cc434 ASSERT_EQ(2, cpuinfo_get_l1d_caches_count()); in TEST()
442 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
448 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
454 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
461 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
467 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
473 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
479 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
Dmoto-g-gen1.cc434 ASSERT_EQ(4, cpuinfo_get_l1d_caches_count()); in TEST()
442 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
448 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
454 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
461 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
467 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
473 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
479 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
Dlenovo-a6600-plus.cc434 ASSERT_EQ(4, cpuinfo_get_l1d_caches_count()); in TEST()
442 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
448 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
454 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
461 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
467 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
473 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
479 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
Dgalaxy-win-duos.cc434 ASSERT_EQ(4, cpuinfo_get_l1d_caches_count()); in TEST()
442 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
448 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
454 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
461 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
467 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
473 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
479 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
Dgalaxy-j1-2016.cc434 ASSERT_EQ(4, cpuinfo_get_l1d_caches_count()); in TEST()
442 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
448 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
454 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
461 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
467 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
473 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
479 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
Dlg-optimus-g-pro.cc434 ASSERT_EQ(4, cpuinfo_get_l1d_caches_count()); in TEST()
442 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
448 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
454 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
461 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
467 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
473 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
479 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
Dxperia-sl.cc434 ASSERT_EQ(2, cpuinfo_get_l1d_caches_count()); in TEST()
442 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
448 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
454 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
461 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
467 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
473 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
479 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
Dnexus6.cc434 ASSERT_EQ(4, cpuinfo_get_l1d_caches_count()); in TEST()
442 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
448 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
454 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
461 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
467 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
473 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
479 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
Dmoto-g-gen2.cc434 ASSERT_EQ(4, cpuinfo_get_l1d_caches_count()); in TEST()
442 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
448 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
454 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
461 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
467 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
473 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
479 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
Datm7029b-tablet.cc434 ASSERT_EQ(4, cpuinfo_get_l1d_caches_count()); in TEST()
442 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
448 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
454 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
461 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
467 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
473 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
479 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
Dgalaxy-tab-3-7.0.cc434 ASSERT_EQ(2, cpuinfo_get_l1d_caches_count()); in TEST()
442 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
448 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
454 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
461 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
467 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
473 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
479 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
Dgalaxy-tab-3-lite.cc434 ASSERT_EQ(4, cpuinfo_get_l1d_caches_count()); in TEST()
442 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
448 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
454 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
461 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
467 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
473 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
479 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
Dgalaxy-grand-prime-value-edition.cc434 ASSERT_EQ(4, cpuinfo_get_l1d_caches_count()); in TEST()
442 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
448 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
454 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
461 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
467 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
473 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
479 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
Dblu-r1-hd.cc438 ASSERT_EQ(4, cpuinfo_get_l1d_caches_count()); in TEST()
446 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
452 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
458 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
465 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
471 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
477 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
483 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
Dgalaxy-s4-us.cc434 ASSERT_EQ(4, cpuinfo_get_l1d_caches_count()); in TEST()
442 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
448 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
454 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
461 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
467 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
473 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
479 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
Dnexus-s.cc433 ASSERT_EQ(1, cpuinfo_get_l1d_caches_count()); in TEST()
441 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
447 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
453 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
459 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
465 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
471 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
477 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
Dpadcod-10.1.cc434 ASSERT_EQ(4, cpuinfo_get_l1d_caches_count()); in TEST()
442 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
448 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
454 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
461 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
467 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
473 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
479 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
Dgalaxy-s5-us.cc434 ASSERT_EQ(4, cpuinfo_get_l1d_caches_count()); in TEST()
442 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
448 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
454 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
461 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
467 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
473 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
479 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
Dlg-k10-eu.cc434 ASSERT_EQ(4, cpuinfo_get_l1d_caches_count()); in TEST()
442 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
448 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
454 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
461 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
467 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
473 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
479 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
Dnexus10.cc434 ASSERT_EQ(2, cpuinfo_get_l1d_caches_count()); in TEST()
442 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
448 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
454 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
461 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
467 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
473 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
479 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
Dgalaxy-j5.cc434 ASSERT_EQ(4, cpuinfo_get_l1d_caches_count()); in TEST()
442 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
448 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
454 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
461 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
467 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
473 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
479 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
Dnexus4.cc434 ASSERT_EQ(4, cpuinfo_get_l1d_caches_count()); in TEST()
442 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
448 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
454 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
461 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
467 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
473 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()
479 for (uint32_t i = 0; i < cpuinfo_get_l1d_caches_count(); i++) { in TEST()

1234