/external/llvm-project/mlir/test/Transforms/ |
D | pipeline-data-transfer.mlir | 20 …affine.dma_start %A[%i], %Ah[%i], %tag[%zero], %num_elts : memref<256 x f32>, memref<32 x f32, 1>,… 36 // CHECK-NEXT: affine.dma_start %{{.*}}[%{{.*}}], %{{.*}}[%{{.*}} mod 2, %{{.*}}], %{{.*}}[%{{.*}}… 38 // CHECK-NEXT: affine.dma_start %{{.*}}[%{{.*}}], %{{.*}}[%{{.*}} mod 2, %{{.*}}], %{{.*}}[%{{.*… 78 affine.dma_start %arg0[%i0], %1[%c0], %2[%c0], %c4, 89 // CHECK-NEXT: affine.dma_start %{{.*}}[%{{.*}}], %{{.*}}[(%{{.*}} floordiv 4) mod 2, 0], [[TAG]]… 91 // CHECK-NEXT: affine.dma_start %{{.*}}[%{{.*}}], %{{.*}}[(%{{.*}} floordiv 4) mod 2, 0], [[TAG… 123 // CHECK: affine.dma_start %{{.*}}[ 127 …affine.dma_start %arg2[%6, %c0], %2[%c0, %c0], %5[%c0], %num_elts : memref<512x32xvector<8xf32>>, … 130 // CHECK: affine.dma_start %{{.*}}[ 137 // CHECK: affine.dma_start %{{.*}}[ [all …]
|
/external/llvm-project/mlir/test/Dialect/Affine/ |
D | dma.mlir | 14 affine.dma_start %0[%i0, %i1], %1[%i0, %i1], %2[%c0], %c64 17 // CHECK: affine.dma_start %{{.*}}[%{{.*}}, %{{.*}}], %{{.*}}[%{{.*}}, %{{.*}}], %{{.*}}[%{{.*}}], … 37 affine.dma_start %0[%i0, %i1], %1[%i0, %i1], %2[%c0], %c64, %c128, %c256 40 // CHECK: affine.dma_start %{{.*}}[%{{.*}}, %{{.*}}], %{{.*}}[%{{.*}}, %{{.*}}], %{{.*}}[%{{.*}}], … 58 affine.dma_start %0[%i0 + %arg0, %i1], %1[%i0, %i1 + %arg1 + 5], 62 // CHECK: affine.dma_start %{{.*}}[%{{.*}} + %{{.*}}, %{{.*}}], %{{.*}}[%{{.*}}, %{{.*}} + %{{.*}} … 80 affine.dma_start %0[%i0 + symbol(%arg0), %i1], 85 // CHECK: affine.dma_start %{{.*}}[%{{.*}} + symbol(%{{.*}}), %{{.*}}], %{{.*}}[%{{.*}}, %{{.*}} + … 102 affine.dma_start %0[(%i0 + symbol(%arg0)) floordiv 3, %i1], 107 // CHECK: affine.dma_start %{{.*}}[(%{{.*}} + symbol(%{{.*}})) floordiv 3, %{{.*}}], %{{.*}}[%{{.*}…
|
D | dma-generate.mlir | 26 …// CHECK: affine.dma_start %{{.*}}[%{{.*}}], %{{.*}}[%{{.*}}], %{{.*}}[%{{.*}}], %{{.*}} : memref… 33 …// CHECK: affine.dma_start %{{.*}}[%{{.*}}], %{{.*}}[%{{.*}}], %{{.*}}[%{{.*}}], %{{.*}} : m… 69 // CHECK-DAG: affine.dma_start %{{.*}}[%{{.*}}, %{{.*}}], [[BUFB]][%{{.*}}, %{{.*}}], [[TAGB]][%{{… 72 // CHECK-DAG: affine.dma_start %{{.*}}[%{{.*}}, %{{.*}}], [[BUFA]][%{{.*}}, %{{.*}}], [[TAGA]][%{{… 75 // CHECK-DAG: affine.dma_start %{{.*}}[%{{.*}}, %{{.*}}], [[BUFC]][%{{.*}}, %{{.*}}], [[TAGC]][%{{… 99 // CHECK-NEXT: affine.dma_start [[BUFC]][%{{.*}}, %{{.*}}], %{{.*}}[%{{.*}}, %{{.*}}], [[TAGC_W]][… 153 // CHECK-NEXT: affine.dma_start %{{.*}}[%{{.*}}, 0], %{{.*}}[%{{.*}}, %{{.*}}], %{{.*}}[%{{.*}… 188 // CHECK-NEXT: affine.dma_start %{{.*}}[%{{.*}}, %{{.*}}], %{{.*}}[%{{.*}}, %{{.*}}], %{{.*}}[%{{.*… 212 …// CHECK: affine.dma_start %{{.*}}[%{{.*}}, %{{.*}}], %{{.*}}[%{{.*}}, %{{.*}}], %{{.*}}[%{{.… 237 // CHECK-NEXT: affine.dma_start %{{.*}}[0, symbol(%{{.*}}) + 9], %{{.*}}[%{{.*}}, %{{.*}}], %{{.*}… [all …]
|
D | load-store-invalid.mlir | 117 affine.dma_start %0[%3], %1[%i0], %2[%c0], %c64 134 affine.dma_start %0[%i0], %1[%3], %2[%c0], %c64 151 affine.dma_start %0[%i0], %1[%arg0], %2[%3], %c64
|
/external/llvm-project/mlir/docs/Dialects/ |
D | Standard.md | 17 ### 'dma_start' operation 22 operation ::= `dma_start` ssa-use`[`ssa-use-list`]` `,` 45 For example, a `dma_start` operation that transfers 32 vector elements from a 55 dma_start %src[%i, %j], %dst[%k, %l], %size, %tag[%idx] :
|
D | Affine.md | 370 ### 'affine.dma_start' operation 378 The `affine.dma_start` op starts a non-blocking DMA operation that transfers 408 affine.dma_start %src[%i + 3, %j], %dst[%k + 7, %l], %tag[%idx], 416 affine.dma_start %src[%i, %j], %dst[%k, %l], %tag[%idx], %num_elements, 428 The `affine.dma_start` op blocks until the completion of a DMA operation 438 affine.dma_start %src[%i, %j], %dst[%k, %l], %tag[%index], %num_elements :
|
/external/llvm-project/mlir/test/IR/ |
D | memory-ops.mlir | 106 …dma_start %A[%c0], %Ah[%c0], %num_elements, %tag[%c0] : memref<256 x f32>, memref<256 x f32, 1>, m… 108 …// CHECK: dma_start %0[%c0], %1[%c0], %c256, %2[%c0] : memref<256xf32>, memref<256xf32, 1>, memref… 112 …dma_start %A[%c0], %Ah[%c0], %num_elements, %tag[%c0], %stride, %elt_per_stride : memref<256 x f32… 114 …// CHECK-NEXT: dma_start %0[%c0], %1[%c0], %c256, %2[%c0], %c32, %c16 : memref<256xf32>, memref<2…
|
D | invalid-ops.mlir | 294 "std.dma_start"() : () -> () 301 dma_start %m[%c0], %m[%c0], %c0, %tag[%c0] : f32, f32, f32 309 "std.dma_start"(%src, %idx, %idx, %idx) : (memref<2x2x2xf32>, index, index, index) -> () 318 "std.dma_start"(%src, %idx, %flt, %dst, %idx, %tag, %idx) 327 dma_start %mref[%c0], %m[%c0], %c0, %tag[%c0] : memref<8 x f32>, f32, f32 336 "std.dma_start"(%src, %idx, %idx, %dst, %idx, %idx) 346 "std.dma_start"(%src, %idx, %idx, %dst, %flt, %tag, %idx) 356 "std.dma_start"(%src, %idx, %idx, %dst, %idx, %flt, %tag) 365 dma_start %mref[%c0], %mref[%c0], %c0, %tag[%c0] : memref<8 x f32>, memref<8 x f32>, f32 374 "std.dma_start"(%src, %idx, %idx, %dst, %idx, %idx, %tag) [all …]
|
/external/arm-trusted-firmware/drivers/renesas/common/dma/ |
D | dma_driver.c | 88 static void dma_start(uintptr_t dst, uint32_t src, uint32_t len) in dma_start() function 145 dma_start(dst, src, dma_len); in rcar_dma_exec()
|
/external/llvm-project/mlir/utils/vim/syntax/ |
D | mlir.vim | 40 syn keyword mlirOps constant dealloc divf dma_start dma_wait dim exp 48 syn match mlirOps /\<affine\.dma_start\>/
|
/external/llvm-project/mlir/include/mlir/Transforms/ |
D | Passes.td | 43 advancing dma_start operations with respect to other operations. 55 …affine.dma_start %0[%i0], %1[%i0], %2[%c0], %c128 : memref<256xf32>, memref<32xf32, 1>, memref<1xf… 77 …affine.dma_start %0[%c0], %1[%c0 mod 2, %c0], %2[%c0 mod 2, symbol(%c0_0)], %c128 : memref<256xf32… 79 …affine.dma_start %0[%arg0], %1[%arg0 mod 2, %arg0], %2[%arg0 mod 2, symbol(%c0_0)], %c128 : memref…
|
/external/llvm-project/mlir/test/Conversion/AffineToStandard/ |
D | lower-affine.mlir | 569 affine.dma_start %0[%i0 + 7], %1[%arg0 + 11], %2[%c0], %c64 576 // CHECK-NEXT: dma_start %0[%[[a]]], %1[%[[b]]], %c64, %2[%c0] : memref<100xf32>, memref<100xf32, …
|