Home
last modified time | relevance | path

Searched refs:dpop (Results 1 – 17 of 17) sorted by relevance

/external/llvm/test/MC/Mips/
Docteon-instructions.s24 # CHECK: dpop $9, $6 # encoding: [0x70,0xc0,0x48,0x2d]
25 # CHECK: dpop $15, $22 # encoding: [0x72,0xc0,0x78,0x2d]
26 # CHECK: dpop $12, $12 # encoding: [0x71,0x80,0x60,0x2d]
83 dpop $9, $6
84 dpop $15, $22
85 dpop $12
/external/llvm-project/llvm/test/MC/Mips/cnmips/
Dvalid.s24 # CHECK: dpop $9, $6 # encoding: [0x70,0xc0,0x48,0x2d]
25 # CHECK: dpop $15, $22 # encoding: [0x72,0xc0,0x78,0x2d]
26 # CHECK: dpop $12, $12 # encoding: [0x71,0x80,0x60,0x2d]
83 dpop $9, $6
84 dpop $15, $22
85 dpop $12
/external/llvm-project/llvm/test/MC/Mips/cnmipsp/
Dvalid.s25 # CHECK: dpop $9, $6 # encoding: [0x70,0xc0,0x48,0x2d]
26 # CHECK: dpop $15, $22 # encoding: [0x72,0xc0,0x78,0x2d]
27 # CHECK: dpop $12, $12 # encoding: [0x71,0x80,0x60,0x2d]
86 dpop $9, $6
87 dpop $15, $22
88 dpop $12
/external/proguard/src/proguard/evaluation/
DProcessor.java185 Value value = stack.dpop(); in visitSimpleInstruction()
248 stack.push(stack.dpop().add(stack.dpop())); in visitSimpleInstruction()
264 stack.push(stack.dpop().subtractFrom(stack.dpop())); in visitSimpleInstruction()
280 stack.push(stack.dpop().multiply(stack.dpop())); in visitSimpleInstruction()
318 stack.push(stack.dpop().divideOf(stack.dpop())); in visitSimpleInstruction()
356 stack.push(stack.dpop().remainderOf(stack.dpop())); in visitSimpleInstruction()
372 stack.push(stack.dpop().negate()); in visitSimpleInstruction()
460 stack.push(stack.dpop().convertToInteger()); in visitSimpleInstruction()
464 stack.push(stack.dpop().convertToLong()); in visitSimpleInstruction()
468 stack.push(stack.dpop().convertToFloat()); in visitSimpleInstruction()
[all …]
DStack.java319 public DoubleValue dpop() in dpop() method in Stack
/external/mesa3d/src/mesa/drivers/dri/i915/
Di830_state.c95 int fop, dfop, dpop; in i830StencilOpSeparate() local
104 dpop = 0; in i830StencilOpSeparate()
164 dpop = STENCILOP_KEEP; in i830StencilOpSeparate()
167 dpop = STENCILOP_ZERO; in i830StencilOpSeparate()
170 dpop = STENCILOP_REPLACE; in i830StencilOpSeparate()
173 dpop = STENCILOP_INCRSAT; in i830StencilOpSeparate()
176 dpop = STENCILOP_DECRSAT; in i830StencilOpSeparate()
179 dpop = STENCILOP_INCR; in i830StencilOpSeparate()
182 dpop = STENCILOP_DECR; in i830StencilOpSeparate()
185 dpop = STENCILOP_INVERT; in i830StencilOpSeparate()
[all …]
/external/llvm/test/CodeGen/Mips/
Docteon_popcnt.ll39 ; OCTEON: dpop $2, $4
41 ; MIPS64-NOT: dpop
/external/llvm-project/llvm/test/CodeGen/Mips/
Docteon_popcnt.ll39 ; OCTEON: dpop $2, $4
41 ; MIPS64-NOT: dpop
/external/llvm-project/llvm/test/MC/Disassembler/Mips/octeon/
Dvalid.txt14 0x70 0xc0 0x48 0x2d # CHECK: dpop $9, $6
Dvalid-el.txt14 0x2d 0x48 0xc0 0x70 # CHECK: dpop $9, $6
/external/llvm-project/llvm/test/MC/Disassembler/Mips/octeonp/
Dvalid.txt14 0x70 0xc0 0x48 0x2d # CHECK: dpop $9, $6
Dvalid-el.txt14 0x2d 0x48 0xc0 0x70 # CHECK: dpop $9, $6
/external/mesa3d/src/gallium/drivers/i915/
Di915_state.c482 int dpop = i915_translate_stencil_op(depth_stencil->stencil[0].zpass_op); in i915_create_depth_stencil_state() local
489 (dpop << S5_STENCIL_PASS_Z_PASS_SHIFT)); in i915_create_depth_stencil_state()
496 int dpop = i915_translate_stencil_op(depth_stencil->stencil[1].zpass_op); in i915_create_depth_stencil_state() local
508 (dpop << BFO_STENCIL_PASS_Z_PASS_SHIFT)); in i915_create_depth_stencil_state()
/external/llvm/lib/Target/Mips/
DMips64InstrInfo.td448 def DPOP : Count1s<"dpop", GPR64Opnd>, POP_FM<0x2d>, ASE_CNMIPS;
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Mips/
DMips64InstrInfo.td565 def DPOP : Count1s<"dpop", GPR64Opnd>, POP_FM<0x2d>, ASE_CNMIPS;
/external/llvm-project/llvm/lib/Target/Mips/
DMips64InstrInfo.td565 def DPOP : Count1s<"dpop", GPR64Opnd>, POP_FM<0x2d>, ASE_CNMIPS;
/external/swiftshader/third_party/llvm-10.0/configs/common/lib/Target/Mips/
DMipsGenAsmMatcher.inc4995 ".w.ph\004dpop\010dps.w.ph\013dpsq_s.w.ph\013dpsq_sa.l.w\014dpsqx_s.w.ph"
6441 …{ 3657 /* dpop */, Mips::DPOP, Convert__GPR64AsmReg1_0__GPR64AsmReg1_0, AMFBS_HasCnMips, { MCK_GPR…
6442 …{ 3657 /* dpop */, Mips::DPOP, Convert__GPR64AsmReg1_0__GPR64AsmReg1_1, AMFBS_HasCnMips, { MCK_GPR…
9664 { 3657 /* dpop */, 1 /* 0 */, MCK_GPR64AsmReg, AMFBS_HasCnMips },
9665 { 3657 /* dpop */, 3 /* 0, 1 */, MCK_GPR64AsmReg, AMFBS_HasCnMips },