| /external/llvm-project/llvm/lib/Target/AMDGPU/ |
| D | SIFormMemoryClauses.cpp | 321 MaxVGPRs = TRI->getAllocatableSet(MF, &AMDGPU::VGPR_32RegClass).count(); in runOnMachineFunction()
322 MaxSGPRs = TRI->getAllocatableSet(MF, &AMDGPU::SGPR_32RegClass).count(); in runOnMachineFunction()
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AMDGPU/ |
| D | SIFormMemoryClauses.cpp | 321 MaxVGPRs = TRI->getAllocatableSet(MF, &AMDGPU::VGPR_32RegClass).count(); in runOnMachineFunction()
322 MaxSGPRs = TRI->getAllocatableSet(MF, &AMDGPU::SGPR_32RegClass).count(); in runOnMachineFunction()
|
| /external/llvm/lib/Target/ARM/ |
| D | Thumb1FrameLowering.cpp | 493 TRI->getAllocatableSet(MF, TRI->getRegClass(ARM::tGPRRegClassID)); in emitPopSpecialFixUp()
498 TRI->getAllocatableSet(MF, TRI->getRegClass(ARM::hGPRRegClassID)); in emitPopSpecialFixUp()
|
| /external/llvm/lib/CodeGen/ |
| D | TargetRegisterInfo.cpp | 155 BitVector TargetRegisterInfo::getAllocatableSet(const MachineFunction &MF, in getAllocatableSet() function in TargetRegisterInfo
|
| D | RegisterScavenging.cpp | 355 BitVector Candidates = TRI->getAllocatableSet(MF, RC); in scavengeRegister()
|
| D | AggressiveAntiDepBreaker.cpp | 123 BitVector CPSet = TRI->getAllocatableSet(MF, CriticalPathRCs[i]); in AggressiveAntiDepBreaker()
518 BitVector RCBV = TRI->getAllocatableSet(MF, RC); in GetRenameRegisters()
|
| /external/llvm/lib/Target/Mips/ |
| D | MipsDelaySlotFiller.cpp | 309 assert(MF.getSubtarget().getRegisterInfo()->getAllocatableSet(MF).test(R) && in addLiveInRegs()
365 BitVector AllocSet = TRI.getAllocatableSet(MF); in setUnallocatableRegs()
|
| D | Mips16InstrInfo.cpp | 336 RI.getAllocatableSet in loadImmediate()
|
| /external/llvm-project/llvm/lib/Target/Mips/ |
| D | MipsDelaySlotFiller.cpp | 334 assert(MF.getSubtarget().getRegisterInfo()->getAllocatableSet(MF).test(R) && in addLiveInRegs()
390 BitVector AllocSet = TRI.getAllocatableSet(MF); in setUnallocatableRegs()
|
| D | Mips16InstrInfo.cpp | 351 RI.getAllocatableSet in loadImmediate()
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Mips/ |
| D | MipsDelaySlotFiller.cpp | 335 assert(MF.getSubtarget().getRegisterInfo()->getAllocatableSet(MF).test(R) && in addLiveInRegs()
391 BitVector AllocSet = TRI.getAllocatableSet(MF); in setUnallocatableRegs()
|
| D | Mips16InstrInfo.cpp | 351 RI.getAllocatableSet in loadImmediate()
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/ |
| D | AggressiveAntiDepBreaker.cpp | 134 BitVector CPSet = TRI->getAllocatableSet(MF, CriticalPathRCs[i]); in AggressiveAntiDepBreaker()
536 BitVector RCBV = TRI->getAllocatableSet(MF, RC); in GetRenameRegisters()
|
| D | TargetRegisterInfo.cpp | 217 BitVector TargetRegisterInfo::getAllocatableSet(const MachineFunction &MF, in getAllocatableSet() function in TargetRegisterInfo
|
| D | RegisterScavenging.cpp | 541 BitVector Candidates = TRI->getAllocatableSet(MF, RC); in scavengeRegister()
|
| /external/llvm/include/llvm/Target/ |
| D | TargetRegisterInfo.h | 354 BitVector getAllocatableSet(const MachineFunction &MF,
|
| /external/llvm-project/llvm/lib/CodeGen/ |
| D | AggressiveAntiDepBreaker.cpp | 129 BitVector CPSet = TRI->getAllocatableSet(MF, CriticalPathRCs[i]); in AggressiveAntiDepBreaker()
531 BitVector RCBV = TRI->getAllocatableSet(MF, RC); in GetRenameRegisters()
|
| D | TargetRegisterInfo.cpp | 237 BitVector TargetRegisterInfo::getAllocatableSet(const MachineFunction &MF, in getAllocatableSet() function in TargetRegisterInfo
|
| D | RegisterScavenging.cpp | 522 BitVector Candidates = TRI->getAllocatableSet(MF, RC); in scavengeRegister()
|
| /external/swiftshader/third_party/llvm-10.0/llvm/include/llvm/CodeGen/ |
| D | TargetRegisterInfo.h | 322 BitVector getAllocatableSet(const MachineFunction &MF,
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/ARM/ |
| D | Thumb1FrameLowering.cpp | 678 TRI.getAllocatableSet(MF, TRI.getRegClass(ARM::tGPRRegClassID)); in emitPopSpecialFixUp()
689 TRI.getAllocatableSet(MF, TRI.getRegClass(ARM::hGPRRegClassID)); in emitPopSpecialFixUp()
|
| /external/llvm-project/llvm/lib/Target/ARM/ |
| D | Thumb1FrameLowering.cpp | 680 TRI.getAllocatableSet(MF, TRI.getRegClass(ARM::tGPRRegClassID)); in emitPopSpecialFixUp()
691 TRI.getAllocatableSet(MF, TRI.getRegClass(ARM::hGPRRegClassID)); in emitPopSpecialFixUp()
|
| /external/llvm-project/llvm/include/llvm/CodeGen/ |
| D | TargetRegisterInfo.h | 328 BitVector getAllocatableSet(const MachineFunction &MF,
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AVR/ |
| D | AVRExpandPseudoInsts.cpp | 873 TRI->getAllocatableSet in scavengeGPR8()
|
| /external/llvm-project/llvm/lib/Target/AVR/ |
| D | AVRExpandPseudoInsts.cpp | 911 TRI->getAllocatableSet in scavengeGPR8()
|