Home
last modified time | relevance | path

Searched refs:ldff1sw (Results 1 – 20 of 20) sorted by relevance

/external/llvm-project/llvm/test/MC/AArch64/SVE/
Dldff1sw-diagnostics.s6 ldff1sw z12.s, p7/z, [x0] label
14 ldff1sw z4.d, p8/z, [x0] label
22 ldff1sw z0.d, p0/z, [x0, sp] label
27 ldff1sw z0.d, p0/z, [x0, x0, lsl #3] label
32 ldff1sw z0.d, p0/z, [x0, w0] label
37 ldff1sw z0.d, p0/z, [x0, w0, uxtw] label
46 ldff1sw z0.d, p0/z, [x0, z0.h] label
51 ldff1sw z0.d, p0/z, [x0, z0.s] label
56 ldff1sw z0.d, p0/z, [x0, z0.d, uxtw #3] label
61 ldff1sw z0.d, p0/z, [x0, z0.d, lsl #3] label
[all …]
Dldff1sw.s10 ldff1sw { z31.d }, p7/z, [sp] label
16 ldff1sw { z31.d }, p7/z, [sp, xzr, lsl #2] label
22 ldff1sw { z0.d }, p0/z, [x0, x0, lsl #2] label
28 ldff1sw { z31.d }, p7/z, [sp, z31.d] label
34 ldff1sw { z23.d }, p3/z, [x13, z8.d, lsl #2] label
40 ldff1sw { z21.d }, p5/z, [x10, z21.d, uxtw] label
46 ldff1sw { z21.d }, p5/z, [x10, z21.d, sxtw] label
52 ldff1sw { z0.d }, p0/z, [x0, z0.d, uxtw #2] label
58 ldff1sw { z0.d }, p0/z, [x0, z0.d, sxtw #2] label
64 ldff1sw { z31.d }, p7/z, [z31.d, #124] label
[all …]
/external/llvm-project/llvm/test/CodeGen/AArch64/
Dsve-intrinsics-ff-gather-loads-64bit-scaled-offset.ll72 ; CHECK: ldff1sw { z0.d }, p0/z, [x0, z0.d, lsl #2]
Dsve-intrinsics-ff-gather-loads-64bit-unscaled-offset.ll94 ; CHECK: ldff1sw { z0.d }, p0/z, [x0, z0.d]
Dsve-intrinsics-ff-gather-loads-32bit-scaled-offsets.ll216 ; CHECK: ldff1sw { z0.d }, p0/z, [x0, z0.d, uxtw #2]
227 ; CHECK: ldff1sw { z0.d }, p0/z, [x0, z0.d, sxtw #2]
Dsve-intrinsics-ff-gather-loads-32bit-unscaled-offsets.ll306 ; CHECK: ldff1sw { z0.d }, p0/z, [x0, z0.d, uxtw]
317 ; CHECK: ldff1sw { z0.d }, p0/z, [x0, z0.d, sxtw]
Dsve-intrinsics-ff-gather-loads-vector-base-imm-offset.ll165 ; CHECK: ldff1sw { z0.d }, p0/z, [z0.d, #16]
346 ; CHECK-NEXT: ldff1sw { z0.d }, p0/z, [x8, z0.d]
Dsve-intrinsics-ff-gather-loads-vector-base-scalar-offset.ll164 ; CHECK: ldff1sw { z0.d }, p0/z, [x0, z0.d]
Dsve-intrinsics-loads-ff.ll361 ; CHECK: ldff1sw { z0.d }, p0/z, [x0]
370 ; CHECK: ldff1sw { z0.d }, p0/z, [x0, x1, lsl #2]
/external/swiftshader/third_party/llvm-10.0/configs/common/lib/Target/AArch64/
DAArch64GenAsmMatcher.inc15988 …{ 2487 /* ldff1sw */, AArch64::LDFF1SW_D_REAL, Convert__SVEVectorDReg1_0__SVEPredicate3bAnyReg1_1_…
15989 …{ 2487 /* ldff1sw */, AArch64::GLDFF1SW_D_IMM_REAL, Convert__SVEVectorDReg1_0__SVEPredicate3bAnyRe…
15990 …{ 2487 /* ldff1sw */, AArch64::LDFF1SW_D_REAL, Convert__SVEVectorList1641_0__SVEPredicate3bAnyReg1…
15991 …{ 2487 /* ldff1sw */, AArch64::GLDFF1SW_D_IMM_REAL, Convert__SVEVectorList1641_0__SVEPredicate3bAn…
15992 …{ 2487 /* ldff1sw */, AArch64::LDFF1SW_D_REAL, Convert__SVEVectorDReg1_0__SVEPredicate3bAnyReg1_1_…
15993 …{ 2487 /* ldff1sw */, AArch64::GLDFF1SW_D_SCALED_REAL, Convert__SVEVectorDReg1_0__SVEPredicate3bAn…
15994 …{ 2487 /* ldff1sw */, AArch64::GLDFF1SW_D_REAL, Convert__SVEVectorDReg1_0__SVEPredicate3bAnyReg1_1…
15995 …{ 2487 /* ldff1sw */, AArch64::GLDFF1SW_D_SXTW_SCALED_REAL, Convert__SVEVectorDReg1_0__SVEPredicat…
15996 …{ 2487 /* ldff1sw */, AArch64::GLDFF1SW_D_SXTW_REAL, Convert__SVEVectorDReg1_0__SVEPredicate3bAnyR…
15997 …{ 2487 /* ldff1sw */, AArch64::GLDFF1SW_D_UXTW_SCALED_REAL, Convert__SVEVectorDReg1_0__SVEPredicat…
[all …]
DAArch64GenAsmWriter.inc22237 /* 2281 */ "ldff1sw $\xFF\x01\x20, $\xFF\x02\x07/z, [$\xFF\x03\x10]\0"
22461 /* 6794 */ "ldff1sw $\xFF\x01\x20, $\xFF\x02\x07/z, [$\x03]\0"
DAArch64GenAsmWriter1.inc22958 /* 2281 */ "ldff1sw $\xFF\x01\x20, $\xFF\x02\x07/z, [$\xFF\x03\x10]\0"
23182 /* 6786 */ "ldff1sw $\xFF\x01\x20, $\xFF\x02\x07/z, [$\x03]\0"
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AArch64/
DAArch64SVEInstrInfo.td428 defm LDFF1SW_D : sve_mem_cldff_ss<0b0100, "ldff1sw", Z_d, ZPR64, GPR64shifted32>;
515 …defm GLDFF1SW_D : sve_mem_64b_gld_vi_64_ptrs<0b1001, "ldff1sw", uimm5s4, null_frag, …
532 …defm GLDFF1SW_D : sve_mem_64b_gld_vs2_64_unscaled<0b1001, "ldff1sw", null_frag, nxv2i32>;
545 …defm GLDFF1SW_D : sve_mem_64b_gld_sv2_64_scaled<0b1001, "ldff1sw", null_frag, ZP…
562 …defm GLDFF1SW_D : sve_mem_64b_gld_vs_32_unscaled<0b1001, "ldff1sw", null_frag, nul…
575 …defm GLDFF1SW_D : sve_mem_64b_gld_sv_32_scaled<0b1001, "ldff1sw", null_frag, null_frag, …
/external/vixl/test/aarch64/
Dtest-assembler-sve-aarch64.cc9124 Ld1Macro ldff1sw = &MacroAssembler::Ldff1sw; in TEST_SVE() local
9126 ldff1_scaled_offset_helper(kSRegSize, kDRegSize, ldff1sw, ld1sw); in TEST_SVE()
9232 Ld1Macro ldff1sw = &MacroAssembler::Ldff1sw; in sve_ldff1_scalar_plus_vector_32_unpacked_scaled_offset() local
9234 ldff1_32_unpacked_scaled_offset_helper(kSRegSize, ldff1sw, ld1sw, UXTW); in sve_ldff1_scalar_plus_vector_32_unpacked_scaled_offset()
9235 ldff1_32_unpacked_scaled_offset_helper(kSRegSize, ldff1sw, ld1sw, SXTW); in sve_ldff1_scalar_plus_vector_32_unpacked_scaled_offset()
9282 Ld1Macro ldff1sw = &MacroAssembler::Ldff1sw; in sve_ldff1_scalar_plus_vector_32_unpacked_unscaled_offset() local
9284 ldff1_32_unpacked_unscaled_offset_helper(kSRegSize, ldff1sw, ld1sw, UXTW); in sve_ldff1_scalar_plus_vector_32_unpacked_unscaled_offset()
9285 ldff1_32_unpacked_unscaled_offset_helper(kSRegSize, ldff1sw, ld1sw, SXTW); in sve_ldff1_scalar_plus_vector_32_unpacked_unscaled_offset()
9317 Ld1Macro ldff1sw = &MacroAssembler::Ldff1sw; in sve_ldff1_scalar_plus_vector_64_scaled_offset() local
9319 ldff1_64_scaled_offset_helper(kSRegSize, ldff1sw, ld1sw); in sve_ldff1_scalar_plus_vector_64_scaled_offset()
[all …]
Dtest-disasm-sve-aarch64.cc3543 COMPARE_PREFIX(ldff1sw(z19.VnD(), p7.Zeroing(), SVEMemOperand(z14.VnD(), 84)), in TEST()
3844 COMPARE_PREFIX(ldff1sw(z12.VnD(), in TEST()
3866 COMPARE_PREFIX(ldff1sw(z5.VnD(), in TEST()
3896 COMPARE_PREFIX(ldff1sw(z30.VnD(), in TEST()
3918 COMPARE_PREFIX(ldff1sw(z8.VnD(), in TEST()
4454 COMPARE_PREFIX(ldff1sw(z3.VnD(), in TEST()
/external/llvm-project/llvm/lib/Target/AArch64/
DAArch64SVEInstrInfo.td768 defm LDFF1SW_D : sve_mem_cldff_ss<0b0100, "ldff1sw", Z_d, ZPR64, GPR64shifted32>;
855 …defm GLDFF1SW_D : sve_mem_64b_gld_vi_64_ptrs<0b1001, "ldff1sw", uimm5s4, AArch64ldff1s_gather_imm_…
872 …defm GLDFF1SW_D : sve_mem_64b_gld_vs2_64_unscaled<0b1001, "ldff1sw", AArch64ldff1s_gather_z, nxv2i…
885 …defm GLDFF1SW_D : sve_mem_64b_gld_sv2_64_scaled<0b1001, "ldff1sw", AArch64ldff1s_gather_scaled_z,…
902 …defm GLDFF1SW_D : sve_mem_64b_gld_vs_32_unscaled<0b1001, "ldff1sw", AArch64ldff1s_gather_sxtw_z, A…
915 …defm GLDFF1SW_D : sve_mem_64b_gld_sv_32_scaled<0b1001, "ldff1sw", AArch64ldff1s_gather_sxtw_scaled…
/external/vixl/src/aarch64/
Dmacro-assembler-sve-aarch64.cc1473 static_cast<SVELoad1Fn>(&Assembler::ldff1sw)); in Ldff1sw()
Dassembler-aarch64.h4734 void ldff1sw(const ZRegister& zt,
4799 void ldff1sw(const ZRegister& zt,
4805 void ldff1sw(const ZRegister& zt,
Dassembler-sve-aarch64.cc4408 void Assembler::ldff1sw(const ZRegister& zt, in ldff1sw() function in vixl::aarch64::Assembler
4422 void Assembler::ldff1sw(const ZRegister& zt, in ldff1sw() function in vixl::aarch64::Assembler
Dmacro-assembler-aarch64.h5119 ldff1sw(zt, pg, xn, zm); in Ldff1sw()
5127 ldff1sw(zt, pg, zn, imm5); in Ldff1sw()