Searched refs:lr_mon (Results 1 – 12 of 12) sorted by relevance
/external/llvm-project/llvm/test/MC/ARM/ |
D | move-banked-regs.s | 92 mrs r2, lr_mon 95 @ CHECK-ARM: mrs r2, lr_mon @ encoding: [0x00,0x23,0x0c,0xe1] 98 @ CHECK-THUMB: mrs r2, lr_mon @ encoding: [0xec,0xf3,0x30,0x82] 202 msr lr_mon, r2 205 @ CHECK-ARM: msr lr_mon, r2 @ encoding: [0x02,0xf3,0x2c,0xe1] 208 @ CHECK-THUMB: msr lr_mon, r2 @ encoding: [0x82,0xf3,0x30,0x8c]
|
/external/llvm/test/MC/ARM/ |
D | move-banked-regs.s | 92 mrs r2, lr_mon 95 @ CHECK-ARM: mrs r2, lr_mon @ encoding: [0x00,0x23,0x0c,0xe1] 98 @ CHECK-THUMB: mrs r2, lr_mon @ encoding: [0xec,0xf3,0x30,0x82] 202 msr lr_mon, r2 205 @ CHECK-ARM: msr lr_mon, r2 @ encoding: [0x02,0xf3,0x2c,0xe1] 208 @ CHECK-THUMB: msr lr_mon, r2 @ encoding: [0x82,0xf3,0x30,0x8c]
|
/external/arm-trusted-firmware/include/arch/aarch32/ |
D | smccc_helpers.h | 77 u_register_t lr_mon; member 105 CASSERT(SMC_CTX_LR_MON == __builtin_offsetof(smc_ctx_t, lr_mon), \
|
/external/llvm-project/llvm/test/MC/Disassembler/ARM/ |
D | move-banked-regs-thumb.txt | 67 @ CHECK: mrs r2, lr_mon 144 @ CHECK: msr lr_mon, r2
|
D | move-banked-regs-arm.txt | 67 @ CHECK: mrs r2, lr_mon 141 @ CHECK: msr lr_mon, r2
|
/external/llvm/test/MC/Disassembler/ARM/ |
D | move-banked-regs-arm.txt | 67 @ CHECK: mrs r2, lr_mon 141 @ CHECK: msr lr_mon, r2
|
D | move-banked-regs-thumb.txt | 67 @ CHECK: mrs r2, lr_mon 144 @ CHECK: msr lr_mon, r2
|
/external/arm-trusted-firmware/bl1/aarch32/ |
D | bl1_context_mgmt.c | 78 next_smc_ctx->lr_mon = read_ctx_reg(cpu_reg_ctx, CTX_LR); in copy_cpu_ctx_to_smc_ctx()
|
/external/arm-trusted-firmware/bl32/sp_min/ |
D | sp_min_main.c | 115 next_smc_ctx->lr_mon = read_ctx_reg(cpu_reg_ctx, CTX_LR); in copy_cpu_ctx_to_smc_stx()
|
/external/swiftshader/third_party/llvm-10.0/configs/common/lib/Target/ARM/ |
D | ARMGenSystemRegister.inc | 7 lr_mon = 4, 110 { "lr_mon", 0x1C }, // 22
|
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/ARM/ |
D | ARMSystemRegister.td | 145 def : BankedReg<"lr_mon", 0x1c>;
|
/external/llvm-project/llvm/lib/Target/ARM/ |
D | ARMSystemRegister.td | 145 def : BankedReg<"lr_mon", 0x1c>;
|