Home
last modified time | relevance | path

Searched refs:lr_svc (Results 1 – 15 of 15) sorted by relevance

/external/llvm-project/llvm/test/MC/ARM/
Dmove-banked-regs.s61 mrs r1, lr_svc
64 @ CHECK-ARM: mrs r1, lr_svc @ encoding: [0x00,0x13,0x02,0xe1]
67 @ CHECK-THUMB: mrs r1, lr_svc @ encoding: [0xe2,0xf3,0x30,0x81]
171 msr lr_svc, r1
174 @ CHECK-ARM: msr lr_svc, r1 @ encoding: [0x01,0xf3,0x22,0xe1]
177 @ CHECK-THUMB: msr lr_svc, r1 @ encoding: [0x81,0xf3,0x30,0x82]
/external/llvm/test/MC/ARM/
Dmove-banked-regs.s61 mrs r1, lr_svc
64 @ CHECK-ARM: mrs r1, lr_svc @ encoding: [0x00,0x13,0x02,0xe1]
67 @ CHECK-THUMB: mrs r1, lr_svc @ encoding: [0xe2,0xf3,0x30,0x81]
171 msr lr_svc, r1
174 @ CHECK-ARM: msr lr_svc, r1 @ encoding: [0x01,0xf3,0x22,0xe1]
177 @ CHECK-THUMB: msr lr_svc, r1 @ encoding: [0x81,0xf3,0x30,0x82]
/external/arm-trusted-firmware/include/common/
Dep_info.h46 __builtin_offsetof(entry_point_info_t, lr_svc),
/external/arm-trusted-firmware/include/arch/aarch32/
Dsmccc_macros.S75 mrs r5, lr_svc
217 msr lr_svc, r5
Dsmccc_helpers.h63 u_register_t lr_svc; member
/external/arm-trusted-firmware/include/export/common/
Dep_info_exp.h100 uintptr_t lr_svc; member
/external/llvm-project/llvm/test/MC/Disassembler/ARM/
Dmove-banked-regs-thumb.txt45 @ CHECK: mrs r1, lr_svc
122 @ CHECK: msr lr_svc, r1
Dmove-banked-regs-arm.txt46 @ CHECK: mrs r1, lr_svc
120 @ CHECK: msr lr_svc, r1
/external/llvm/test/MC/Disassembler/ARM/
Dmove-banked-regs-arm.txt46 @ CHECK: mrs r1, lr_svc
120 @ CHECK: msr lr_svc, r1
Dmove-banked-regs-thumb.txt45 @ CHECK: mrs r1, lr_svc
122 @ CHECK: msr lr_svc, r1
/external/arm-trusted-firmware/plat/imx/imx7/common/
Dimx7_bl2_el3_common.c102 pager_mem_params->ep_info.lr_svc = bl_mem_params->ep_info.pc; in bl2_plat_handle_post_image_load()
/external/arm-trusted-firmware/plat/qemu/common/
Dqemu_bl2_setup.c192 pager_mem_params->ep_info.lr_svc = bl_mem_params->ep_info.pc; in qemu_bl2_handle_post_image_load()
/external/swiftshader/third_party/llvm-10.0/configs/common/lib/Target/ARM/
DARMGenSystemRegister.inc8 lr_svc = 5,
104 { "lr_svc", 0x12 }, // 16
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/ARM/
DARMSystemRegister.td139 def : BankedReg<"lr_svc", 0x12>;
/external/llvm-project/llvm/lib/Target/ARM/
DARMSystemRegister.td139 def : BankedReg<"lr_svc", 0x12>;