Searched refs:mthi (Results 1 – 25 of 146) sorted by relevance
123456
| /external/llvm-project/llvm/test/CodeGen/Mips/ |
| D | madd-msub.ll | 16 ; 32-NEXT: mthi $1
37 ; DSP-NEXT: mthi $1, $ac0
88 ; 32-NEXT: mthi $1
107 ; DSP-NEXT: mthi $1, $ac0
149 ; 32-NEXT: mthi $6
168 ; DSP-NEXT: mthi $6, $ac0
265 ; 32-NEXT: mthi $1
286 ; DSP-NEXT: mthi $1, $ac0
337 ; 32-NEXT: mthi $1
357 ; DSP-NEXT: mthi $1, $ac0
[all …]
|
| D | micromips-pseudo-mtlohi-expand.ll | 18 ; MMR2-NEXT: mthi $2 # <MCInst #{{[0-9]+}} MTHI_MM
41 ; MMR2-DSP-NEXT: mthi $2, $ac0 # <MCInst #{{[0-9]+}} MTHI_DSP
|
| /external/capstone/suite/MC/Mips/ |
| D | mips-dsp-instructions.s.cs | 32 0x02,0x00,0x18,0x11 = mthi $s0, $ac3
42 0x02,0x00,0x00,0x11 = mthi $s0
|
| D | mips-fpu-instructions.s.cs | 68 0x11,0x00,0xe0,0x00 = mthi $a3
|
| /external/llvm/test/MC/Mips/dsp/ |
| D | valid.s | 66 …mthi $16, $ac3 # CHECK: mthi $16, $ac3 # encoding: [0x02,0x…
67 …mthi $16 # CHECK: mthi $16 # encoding: [0x02,0x…
|
| /external/llvm-project/llvm/test/MC/Mips/dsp/ |
| D | valid.s | 66 …mthi $16, $ac3 # CHECK: mthi $16, $ac3 # encoding: [0x02,0x…
67 …mthi $16 # CHECK: mthi $16 # encoding: [0x02,0x…
|
| /external/llvm-project/llvm/test/MC/Disassembler/Mips/dsp/ |
| D | valid-el.txt | 5 0x11 0x18 0xa0 0x02 # CHECK: mthi $21, $ac3
|
| D | valid.txt | 64 0x02 0x00 0x18 0x11 # CHECK: mthi $16, $ac3
65 0x02 0x00 0x00 0x11 # CHECK: mthi $16
|
| /external/llvm/test/MC/Disassembler/Mips/dsp/ |
| D | valid-el.txt | 5 0x11 0x18 0xa0 0x02 # CHECK: mthi $21, $ac3
|
| D | valid.txt | 64 0x02 0x00 0x18 0x11 # CHECK: mthi $16, $ac3
65 0x02 0x00 0x00 0x11 # CHECK: mthi $16
|
| /external/llvm/test/MC/Mips/dspr2/ |
| D | valid.s | 88 …mthi $16, $ac3 # CHECK: mthi $16, $ac3 # encoding: [0x02,0x00,0…
89 …mthi $16 # CHECK: mthi $16 # encoding: [0x02,0x00,0…
|
| /external/llvm-project/llvm/test/MC/Mips/dspr2/ |
| D | valid.s | 88 …mthi $16, $ac3 # CHECK: mthi $16, $ac3 # encoding: [0x02,0x00,0…
89 …mthi $16 # CHECK: mthi $16 # encoding: [0x02,0x00,0…
|
| /external/llvm/test/CodeGen/Mips/ |
| D | madd-msub.ll | 98 ; 32-DAG: mthi $6
104 ; DSP-DAG: mthi $6, $[[AC:ac[0-3]+]]
225 ; 32-DAG: mthi $6
|
| /external/llvm-project/llvm/test/MC/Mips/mips32r6/ |
| D | invalid-mips1.s | 18 …mthi $s1 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: instruction requires a CPU fe…
|
| D | invalid-mips2.s | 24 …mthi $s1 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: instruction requires a CPU fe…
|
| /external/llvm/test/MC/Mips/mips32r6/ |
| D | invalid-mips1.s | 18 …mthi $s1 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: instruction requires a CPU fe…
|
| D | invalid-mips2.s | 24 …mthi $s1 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: instruction requires a CPU fe…
|
| /external/llvm/test/MC/Mips/micromips-dsp/ |
| D | valid.s | 94 …mthi $1, $ac1 # CHECK: mthi $1, $ac1 # encoding: [0x00,0x01,0x60,0x7…
|
| /external/llvm-project/llvm/test/MC/Mips/micromips-dsp/ |
| D | valid.s | 94 …mthi $1, $ac1 # CHECK: mthi $1, $ac1 # encoding: [0x00,0x01,0x60,0x7…
|
| /external/llvm/test/MC/Mips/mips64r6/ |
| D | invalid-mips3.s | 17 …mthi $s1 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: instruction requires a CPU fe…
|
| D | invalid-mips1.s | 21 …mthi $s1 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: instruction requires a CPU fe…
|
| /external/llvm-project/llvm/test/MC/Mips/mips64r6/ |
| D | invalid-mips3.s | 17 …mthi $s1 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: instruction requires a CPU fe…
|
| D | invalid-mips1.s | 21 …mthi $s1 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: instruction requires a CPU fe…
|
| /external/llvm/test/MC/Mips/ |
| D | mips-fpu-instructions.s | 152 # CHECK: mthi $7 # encoding: [0x11,0x00,0xe0,0x00]
187 mthi $a3
|
| /external/llvm-project/llvm/test/MC/Mips/ |
| D | mips-fpu-instructions.s | 154 # CHECK: mthi $7 # encoding: [0x11,0x00,0xe0,0x00]
189 mthi $a3
|
123456