Searched refs:setf8 (Results 1 – 11 of 11) sorted by relevance
| /external/llvm-project/llvm/test/MC/AArch64/ |
| D | armv8.4a-flag.s | 18 setf8 w1
19 setf8 wzr
|
| /external/llvm-project/llvm/test/MC/Disassembler/AArch64/ |
| D | armv8.4a-flag.txt | 9 #CHECK: setf8 w1
|
| /external/vixl/src/aarch64/ |
| D | macro-assembler-aarch64.cc | 1926 setf8(wn); in Setf8()
|
| D | assembler-aarch64.h | 683 void setf8(const Register& rn);
|
| D | assembler-aarch64.cc | 556 void Assembler::setf8(const Register& rn) { in setf8() function in vixl::aarch64::Assembler
|
| /external/vixl/test/aarch64/ |
| D | test-disasm-aarch64.cc | 409 COMPARE(setf8(w0), "setf8 w0"); in TEST()
|
| D | test-cpu-features-aarch64.cc | 2812 TEST_FLAGM(setf8_0, setf8(w0))
|
| /external/vixl/doc/aarch64/ |
| D | supported-instructions-aarch64.md | 2349 void setf8(const Register& rn)
|
| /external/llvm-project/llvm/lib/Target/AArch64/ |
| D | AArch64InstrInfo.td | 1070 def SETF8 : BaseFlagManipulation<0, 0, (ins GPR32:$Rn), "setf8", "{\t$Rn}">;
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AArch64/ |
| D | AArch64InstrInfo.td | 930 def SETF8 : BaseFlagManipulation<0, 0, (ins GPR32:$Rn), "setf8", "{\t$Rn}">;
|
| /external/swiftshader/third_party/llvm-10.0/configs/common/lib/Target/AArch64/ |
| D | AArch64GenAsmMatcher.inc | 12559 "ivr\004sdot\003sel\006setf16\005setf8\006setffr\003sev\004sevl\005sha1c"
17240 { 4143 /* setf8 */, AArch64::SETF8, Convert__Reg1_0, AMFBS_HasFMI, { MCK_GPR32 }, },
24613 { 4143 /* setf8 */, AArch64::SETF8, Convert__imm_95_0, AMFBS_HasFMI, { }, },
|