Home
last modified time | relevance | path

Searched refs:uqdecb (Results 1 – 12 of 12) sorted by relevance

/external/llvm-project/llvm/test/MC/AArch64/SVE/
Duqdecb.s14 uqdecb x0 label
20 uqdecb x0, all label
26 uqdecb x0, all, mul #1 label
32 uqdecb x0, all, mul #16 label
43 uqdecb w0 label
49 uqdecb w0, all label
55 uqdecb w0, all, mul #1 label
61 uqdecb w0, all, mul #16 label
67 uqdecb w0, pow2 label
73 uqdecb w0, pow2, mul #16 label
[all …]
Duqdecb-diagnostics.s6 uqdecb wsp label
11 uqdecb sp label
16 uqdecb z0.b label
25 uqdecb x0, w0 label
30 uqdecb w0, w0 label
35 uqdecb x0, x0 label
44 uqdecb x0, all, mul #-1 label
49 uqdecb x0, all, mul #0 label
54 uqdecb x0, all, mul #17 label
63 uqdecb x0, vl512 label
[all …]
/external/llvm-project/llvm/test/CodeGen/AArch64/
Dsve-intrinsics-uqdec.ll90 ; CHECK: uqdecb w0, vl3, mul #4
92 %out = call i32 @llvm.aarch64.sve.uqdecb.n32(i32 %a, i32 3, i32 4)
98 ; CHECK: uqdecb x0, vl4, mul #5
100 %out = call i64 @llvm.aarch64.sve.uqdecb.n64(i64 %a, i32 4, i32 5)
238 declare i32 @llvm.aarch64.sve.uqdecb.n32(i32, i32, i32)
239 declare i64 @llvm.aarch64.sve.uqdecb.n64(i64, i32, i32)
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AArch64/
DAArch64SVEInstrInfo.td861 defm UQDECB_WPiI : sve_int_pred_pattern_b_u32<0b00011, "uqdecb", int_aarch64_sve_uqdecb_n32>;
865 defm UQDECB_XPiI : sve_int_pred_pattern_b_x64<0b00111, "uqdecb", int_aarch64_sve_uqdecb_n64>;
/external/llvm-project/llvm/lib/Target/AArch64/
DAArch64SVEInstrInfo.td1307 defm UQDECB_WPiI : sve_int_pred_pattern_b_u32<0b00011, "uqdecb", int_aarch64_sve_uqdecb_n32>;
1311 defm UQDECB_XPiI : sve_int_pred_pattern_b_x64<0b00111, "uqdecb", int_aarch64_sve_uqdecb_n64>;
/external/swiftshader/third_party/llvm-10.0/configs/common/lib/Target/AArch64/
DAArch64GenAsmMatcher.inc12607 "umullb\006umullt\005uqadd\006uqdecb\006uqdecd\006uqdech\006uqdecp\006uq"
19569 …{ 6523 /* uqdecb */, AArch64::UQDECB_WPiI, Convert__Reg1_0__Tie0_1_1__imm_95_31__imm_95_1, AMFBS_H…
19570 …{ 6523 /* uqdecb */, AArch64::UQDECB_XPiI, Convert__Reg1_0__Tie0_1_1__imm_95_31__imm_95_1, AMFBS_H…
19571 …{ 6523 /* uqdecb */, AArch64::UQDECB_WPiI, Convert__Reg1_0__Tie0_1_1__SVEPattern1_1__imm_95_1, AMF…
19572 …{ 6523 /* uqdecb */, AArch64::UQDECB_XPiI, Convert__Reg1_0__Tie0_1_1__SVEPattern1_1__imm_95_1, AMF…
19573 …{ 6523 /* uqdecb */, AArch64::UQDECB_WPiI, Convert__Reg1_0__Tie0_1_1__SVEPattern1_1__Imm1_161_3, A…
19574 …{ 6523 /* uqdecb */, AArch64::UQDECB_XPiI, Convert__Reg1_0__Tie0_1_1__SVEPattern1_1__Imm1_161_3, A…
26942 …{ 6523 /* uqdecb */, AArch64::UQDECB_WPiI, Convert__Reg1_0__Tie0_1_1__imm_95_31__imm_95_1, AMFBS_H…
26943 …{ 6523 /* uqdecb */, AArch64::UQDECB_XPiI, Convert__Reg1_0__Tie0_1_1__imm_95_31__imm_95_1, AMFBS_H…
26944 …{ 6523 /* uqdecb */, AArch64::UQDECB_WPiI, Convert__Reg1_0__Tie0_1_1__SVEPattern1_1__imm_95_1, AMF…
[all …]
DAArch64GenAsmWriter.inc22811 /* 13406 */ "uqdecb $\x01\0"
22812 /* 13416 */ "uqdecb $\x01, $\xFF\x03\x0E\0"
DAArch64GenAsmWriter1.inc23532 /* 13384 */ "uqdecb $\x01\0"
23533 /* 13394 */ "uqdecb $\x01, $\xFF\x03\x0E\0"
/external/vixl/src/aarch64/
Dassembler-aarch64.h5678 void uqdecb(const Register& rdn, int pattern = SVE_ALL, int multiplier = 1);
Dassembler-sve-aarch64.cc479 V(uqdecb, (rdn.IsX() ? UQDECB_r_rs_x : UQDECB_r_rs_uw)) \
Dmacro-assembler-aarch64.h6120 uqdecb(rdn, pattern, multiplier);
/external/swiftshader/third_party/llvm-10.0/configs/common/include/llvm/IR/
DIntrinsicImpl.inc801 "llvm.aarch64.sve.uqdecb.n32",
802 "llvm.aarch64.sve.uqdecb.n64",
10934 47, // llvm.aarch64.sve.uqdecb.n32
10935 47, // llvm.aarch64.sve.uqdecb.n64