Home
last modified time | relevance | path

Searched refs:v64f16 (Results 1 – 8 of 8) sorted by relevance

/external/llvm-project/llvm/include/llvm/Support/
DMachineValueType.h129 v64f16 = 74, // 64 x f16 enumerator
410 SimpleTy == MVT::v16i64 || SimpleTy == MVT::v64f16 || in is1024BitVector()
586 case v64f16: in getVectorElementType()
672 case v64f16: in getVectorNumElements()
947 case v64f16: in getSizeInBits()
1181 if (NumElements == 64) return MVT::v64f16; in getVectorVT()
/external/llvm-project/llvm/test/CodeGen/AArch64/
Dsve-fixed-length-fp-rounding.ll90 %res = call <64 x half> @llvm.ceil.v64f16(<64 x half> %op)
337 %res = call <64 x half> @llvm.floor.v64f16(<64 x half> %op)
584 %res = call <64 x half> @llvm.nearbyint.v64f16(<64 x half> %op)
831 %res = call <64 x half> @llvm.rint.v64f16(<64 x half> %op)
1078 %res = call <64 x half> @llvm.round.v64f16(<64 x half> %op)
1325 %res = call <64 x half> @llvm.trunc.v64f16(<64 x half> %op)
1511 declare <64 x half> @llvm.ceil.v64f16(<64 x half>)
1530 declare <64 x half> @llvm.floor.v64f16(<64 x half>)
1549 declare <64 x half> @llvm.nearbyint.v64f16(<64 x half>)
1568 declare <64 x half> @llvm.rint.v64f16(<64 x half>)
[all …]
Dsve-fixed-length-fp-reduce.ll85 %res = call half @llvm.vector.reduce.fadd.v64f16(half %start, <64 x half> %op)
314 %res = call fast half @llvm.vector.reduce.fadd.v64f16(half %start, <64 x half> %op)
546 %res = call half @llvm.vector.reduce.fmax.v64f16(<64 x half> %op)
763 %res = call half @llvm.vector.reduce.fmin.v64f16(<64 x half> %op)
926 declare half @llvm.vector.reduce.fadd.v64f16(half, <64 x half>)
947 declare half @llvm.vector.reduce.fmax.v64f16(<64 x half>)
968 declare half @llvm.vector.reduce.fmin.v64f16(<64 x half>)
Dsve-fixed-length-fp-minmax.ll99 %res = call <64 x half> @llvm.maxnum.v64f16(<64 x half> %op1, <64 x half> %op2)
379 %res = call <64 x half> @llvm.minnum.v64f16(<64 x half> %op1, <64 x half> %op2)
589 declare <64 x half> @llvm.minnum.v64f16(<64 x half>, <64 x half>)
608 declare <64 x half> @llvm.maxnum.v64f16(<64 x half>, <64 x half>)
Dsve-fixed-length-fp-arith.ll615 %res = call <64 x half> @llvm.fma.v64f16(<64 x half> %op1, <64 x half> %op2, <64 x half> %op3)
1317 %res = call <64 x half> @llvm.sqrt.v64f16(<64 x half> %op)
1719 declare <64 x half> @llvm.fma.v64f16(<64 x half>, <64 x half>, <64 x half>)
1738 declare <64 x half> @llvm.sqrt.v64f16(<64 x half>)
/external/llvm-project/llvm/include/llvm/CodeGen/
DValueTypes.td102 def v64f16 : ValueType<1024, 74>; // 64 x f16 vector value
/external/llvm-project/llvm/lib/CodeGen/
DValueTypes.cpp316 case MVT::v64f16: in getTypeForEVT()
/external/llvm-project/llvm/utils/TableGen/
DCodeGenTarget.cpp140 case MVT::v64f16: return "MVT::v64f16"; in getEnumName()