/external/llvm-project/llvm/test/CodeGen/AMDGPU/ |
D | mai-inline.ll | 22 ; GFX908: v_accvgpr_read_b32 23 ; GFX908: v_accvgpr_read_b32 24 ; GFX908: v_accvgpr_read_b32 25 ; GFX908: v_accvgpr_read_b32 40 ; GFX908: v_accvgpr_read_b32 41 ; GFX908: v_accvgpr_read_b32 42 ; GFX908: v_accvgpr_read_b32 43 ; GFX908: v_accvgpr_read_b32 62 ; GFX908: v_accvgpr_read_b32 63 ; GFX908: v_accvgpr_read_b32 [all …]
|
D | llvm.amdgcn.mfma.ll | 64 ; GCN-DAG: v_accvgpr_read_b32 65 ; GCN-DAG: v_accvgpr_read_b32 66 ; GCN-DAG: v_accvgpr_read_b32 67 ; GCN-DAG: v_accvgpr_read_b32 68 ; GCN-DAG: v_accvgpr_read_b32 69 ; GCN-DAG: v_accvgpr_read_b32 70 ; GCN-DAG: v_accvgpr_read_b32 71 ; GCN-DAG: v_accvgpr_read_b32 72 ; GCN-DAG: v_accvgpr_read_b32 73 ; GCN-DAG: v_accvgpr_read_b32 [all …]
|
D | spill-vgpr-to-agpr.ll | 15 ; GFX908-DAG: v_accvgpr_read_b32 v{{[0-9]}}, a0 ; Reload Reuse 16 ; GFX908-DAG: v_accvgpr_read_b32 v{{[0-9]}}, a1 ; Reload Reuse 65 ; GFX908: v_accvgpr_read_b32 v{{[0-9]}}, a9 ; Reload Reuse 129 ; GFX908-DAG: v_accvgpr_read_b32 v{{[0-9]}}, a1 ; Reload Reuse 130 ; GFX908-DAG: v_accvgpr_read_b32 v{{[0-9]}}, a2 ; Reload Reuse 131 ; GFX908-DAG: v_accvgpr_read_b32 v{{[0-9]}}, a3 ; Reload Reuse 132 ; GFX908-DAG: v_accvgpr_read_b32 v{{[0-9]}}, a4 ; Reload Reuse 133 ; GFX908-DAG: v_accvgpr_read_b32 v{{[0-9]}}, a5 ; Reload Reuse 134 ; GFX908-DAG: v_accvgpr_read_b32 v{{[0-9]}}, a6 ; Reload Reuse 135 ; GFX908-DAG: v_accvgpr_read_b32 v{{[0-9]}}, a7 ; Reload Reuse [all …]
|
D | lo16-lo16-physreg-copy-agpr.mir | 4 # GCN: v_accvgpr_read_b32 [[TMP:v[0-9]+]], a0 29 # GCN: v_accvgpr_read_b32 [[TMP:v[0-9]+]], a1
|
D | illegal-sgpr-to-vgpr-copy.ll | 46 ; GCN: v_accvgpr_read_b32 [[COPY1:v[0-9]+]], a1 55 ; GCN-DAG: v_accvgpr_read_b32 v[[COPY1L:[0-9]+]], a0 56 ; GCN-DAG: v_accvgpr_read_b32 v[[COPY1H:[0-9]+]], a1
|
D | spill-agpr.ll | 8 ; GFX908-DAG: v_accvgpr_read_b32 v[[VSPILL:[0-9]+]], a0 ; Reload Reuse 37 ; GFX908-DAG: v_accvgpr_read_b32 v[[VSPILL:[0-9]+]], a{{[0-9]+}} ; Reload Reuse 67 ; A2V: v_accvgpr_read_b32 v[[VSPILL:[0-9]+]], a{{[0-9]+}} ; Reload Reuse 88 ; GFX908-DAG: v_accvgpr_read_b32 v[[VSPILL:[0-9]+]], a0 ; Reload Reuse
|
D | mfma-loop.ll | 17 ; GCN-COUNT-32: v_accvgpr_read_b32 51 ; GCN-COUNT-32: v_accvgpr_read_b32 82 ; GCN-COUNT-32: v_accvgpr_read_b32 177 ; GCN-COUNT-32: v_accvgpr_read_b32 206 ; GCN-COUNT-32: v_accvgpr_read_b32 271 ; GCN-COUNT-32: v_accvgpr_read_b32 365 ; GCN-COUNT-32: v_accvgpr_read_b32 401 ; GCN-COUNT-32: v_accvgpr_read_b32 428 ; GCN: v_accvgpr_read_b32 [[TMP:v[0-9]+]], a{{[0-9]+}} 437 ; GCN-COUNT-32: v_accvgpr_read_b32 [all …]
|
D | hazard-pass-ordering.mir | 9 # GCN: v_accvgpr_read_b32
|
D | agpr-remat.ll | 4 ; Make sure there are no v_accvgpr_read_b32 copying back and forth
|
/external/llvm-project/llvm/test/MC/AMDGPU/ |
D | mai-err.s | 4 v_accvgpr_read_b32 v0, v0 label 8 v_accvgpr_read_b32 a0, a0 label 12 v_accvgpr_read_b32 v0, 1 label 16 v_accvgpr_read_b32 v0, s0 label 20 v_accvgpr_read_b32 v0, a0 label
|
D | accvgpr-altnames.s | 3 v_accvgpr_read_b32 v2, acc0 label
|
D | mai.s | 4 v_accvgpr_read_b32 v2, a0 label 7 v_accvgpr_read_b32 v2, a1 label 10 v_accvgpr_read_b32 v2, a255 label
|
D | gfx9_unsupported.s | 145 v_accvgpr_read_b32 a0, a0 label
|
D | gfx10_unsupported.s | 59 v_accvgpr_read_b32 a0, a0 label
|
D | gfx8_unsupported.s | 667 v_accvgpr_read_b32 a0, a0 label
|
D | gfx7_unsupported.s | 757 v_accvgpr_read_b32 a0, a0 label
|
/external/llvm-project/clang/test/CodeGenOpenCL/ |
D | inline-asm-amdgcn.cl | 31 // CHECK: call float asm "v_accvgpr_read_b32 $0, $1", "={a1},{a1}" 32 __asm ("v_accvgpr_read_b32 %0, %1"
|
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AMDGPU/ |
D | VOP3PInstructions.td | 371 def V_ACCVGPR_READ_B32 : VOP3Inst<"v_accvgpr_read_b32", VOPProfileAccRead>; 401 def : MnemonicAlias<"v_accvgpr_read", "v_accvgpr_read_b32">;
|
/external/llvm-project/llvm/lib/Target/AMDGPU/ |
D | VOP3PInstructions.td | 386 def V_ACCVGPR_READ_B32 : VOP3Inst<"v_accvgpr_read_b32", VOPProfileAccRead>; 418 def : MnemonicAlias<"v_accvgpr_read", "v_accvgpr_read_b32">;
|
/external/llvm-project/llvm/docs/AMDGPU/ |
D | AMDGPUAsmGFX908.rst | 95 …v_accvgpr_read_b32 :ref:`vdst<amdgpu_synid908_vdst32_0>`, :ref:`asrc<amdgpu_synid908_as…
|
/external/llvm-project/llvm/test/MC/Disassembler/AMDGPU/ |
D | mai.txt | 3 # GFX908: v_accvgpr_read_b32 v2, a0 ; encoding: [0x02,0x40,0xd8,0xd3,0x00,0x01,0x00,0x18] 6 # GFX908: v_accvgpr_read_b32 v2, a1 ; encoding: [0x02,0x40,0xd8,0xd3,0x01,0x01,0x00,0x18] 9 # GFX908: v_accvgpr_read_b32 v2, a255 ; encoding: [0x02,0x40,0xd8,0xd3,0xff,0x01,0x00,0x18]
|