Name | Date | Size | #Lines | LOC | ||
---|---|---|---|---|---|---|
.. | - | - | ||||
AsmParser/ | 03-May-2024 | - | 1,331 | 1,072 | ||
Disassembler/ | 03-May-2024 | - | 697 | 564 | ||
InstPrinter/ | 03-May-2024 | - | 282 | 217 | ||
MCTargetDesc/ | 03-May-2024 | - | 1,523 | 1,083 | ||
TargetInfo/ | 03-May-2024 | - | 55 | 40 | ||
CMakeLists.txt | D | 03-May-2024 | 1.1 KiB | 35 | 31 | |
DelaySlotFiller.cpp | D | 03-May-2024 | 14.9 KiB | 515 | 348 | |
LLVMBuild.txt | D | 03-May-2024 | 1 KiB | 37 | 33 | |
LeonFeatures.td | D | 03-May-2024 | 4.2 KiB | 92 | 75 | |
LeonPasses.cpp | D | 03-May-2024 | 33.5 KiB | 934 | 600 | |
LeonPasses.h | D | 03-May-2024 | 5.8 KiB | 200 | 144 | |
README.txt | D | 03-May-2024 | 1.5 KiB | 59 | 47 | |
Sparc.h | D | 03-May-2024 | 5.3 KiB | 168 | 138 | |
Sparc.td | D | 03-May-2024 | 5.7 KiB | 161 | 134 | |
SparcAsmPrinter.cpp | D | 03-May-2024 | 16.3 KiB | 452 | 367 | |
SparcCallingConv.td | D | 03-May-2024 | 5.6 KiB | 145 | 130 | |
SparcFrameLowering.cpp | D | 03-May-2024 | 13.2 KiB | 370 | 239 | |
SparcFrameLowering.h | D | 03-May-2024 | 2.4 KiB | 69 | 32 | |
SparcISelDAGToDAG.cpp | D | 03-May-2024 | 14.6 KiB | 413 | 288 | |
SparcISelLowering.cpp | D | 03-May-2024 | 138.6 KiB | 3,577 | 2,646 | |
SparcISelLowering.h | D | 03-May-2024 | 9.9 KiB | 224 | 159 | |
SparcInstr64Bit.td | D | 03-May-2024 | 21.6 KiB | 542 | 451 | |
SparcInstrAliases.td | D | 03-May-2024 | 20.6 KiB | 507 | 399 | |
SparcInstrFormats.td | D | 03-May-2024 | 10.3 KiB | 370 | 303 | |
SparcInstrInfo.cpp | D | 03-May-2024 | 18.6 KiB | 507 | 398 | |
SparcInstrInfo.h | D | 03-May-2024 | 4 KiB | 107 | 55 | |
SparcInstrInfo.td | D | 03-May-2024 | 67.9 KiB | 1,693 | 1,465 | |
SparcInstrVIS.td | D | 03-May-2024 | 11.1 KiB | 264 | 220 | |
SparcMCInstLower.cpp | D | 03-May-2024 | 3.3 KiB | 109 | 75 | |
SparcMachineFunctionInfo.cpp | D | 03-May-2024 | 448 | 15 | 3 | |
SparcMachineFunctionInfo.h | D | 03-May-2024 | 1.9 KiB | 57 | 29 | |
SparcRegisterInfo.cpp | D | 03-May-2024 | 8.1 KiB | 238 | 153 | |
SparcRegisterInfo.h | D | 03-May-2024 | 1.7 KiB | 51 | 23 | |
SparcRegisterInfo.td | D | 03-May-2024 | 13.7 KiB | 379 | 342 | |
SparcSchedule.td | D | 03-May-2024 | 6.4 KiB | 125 | 118 | |
SparcSubtarget.cpp | D | 03-May-2024 | 3.2 KiB | 105 | 59 | |
SparcSubtarget.h | D | 03-May-2024 | 4.4 KiB | 135 | 94 | |
SparcTargetMachine.cpp | D | 03-May-2024 | 7.8 KiB | 213 | 157 | |
SparcTargetMachine.h | D | 03-May-2024 | 2.7 KiB | 80 | 50 | |
SparcTargetObjectFile.cpp | D | 03-May-2024 | 1.6 KiB | 44 | 25 | |
SparcTargetObjectFile.h | D | 03-May-2024 | 1,014 | 36 | 19 | |
SparcTargetStreamer.h | D | 03-May-2024 | 1.5 KiB | 50 | 28 |
README.txt
1To-do 2----- 3 4* Keep the address of the constant pool in a register instead of forming its 5 address all of the time. 6* We can fold small constant offsets into the %hi/%lo references to constant 7 pool addresses as well. 8* When in V9 mode, register allocate %icc[0-3]. 9* Add support for isel'ing UMUL_LOHI instead of marking it as Expand. 10* Emit the 'Branch on Integer Register with Prediction' instructions. It's 11 not clear how to write a pattern for this though: 12 13float %t1(int %a, int* %p) { 14 %C = seteq int %a, 0 15 br bool %C, label %T, label %F 16T: 17 store int 123, int* %p 18 br label %F 19F: 20 ret float undef 21} 22 23codegens to this: 24 25t1: 26 save -96, %o6, %o6 271) subcc %i0, 0, %l0 281) bne .LBBt1_2 ! F 29 nop 30.LBBt1_1: ! T 31 or %g0, 123, %l0 32 st %l0, [%i1] 33.LBBt1_2: ! F 34 restore %g0, %g0, %g0 35 retl 36 nop 37 381) should be replaced with a brz in V9 mode. 39 40* Same as above, but emit conditional move on register zero (p192) in V9 41 mode. Testcase: 42 43int %t1(int %a, int %b) { 44 %C = seteq int %a, 0 45 %D = select bool %C, int %a, int %b 46 ret int %D 47} 48 49* Emit MULX/[SU]DIVX instructions in V9 mode instead of fiddling 50 with the Y register, if they are faster. 51 52* Codegen bswap(load)/store(bswap) -> load/store ASI 53 54* Implement frame pointer elimination, e.g. eliminate save/restore for 55 leaf fns. 56* Fill delay slots 57 58* Use %g0 directly to materialize 0. No instruction is required. 59