| /external/vixl/test/aarch32/ |
| D | test-assembler-aarch32.cc | 551 __ Ands(r0, r1, r1); in TEST() local
563 __ Ands(r0, r0, Operand(r1, LSL, 4)); in TEST() local
575 __ Ands(r0, r0, Operand(r1, LSR, 4)); in TEST() local
587 __ Ands(r0, r0, Operand(r1, ASR, 4)); in TEST() local
599 __ Ands(r0, r0, Operand(r1, ROR, 1)); in TEST() local
613 __ Ands(r2, r0, Operand(r1, RRX)); in TEST() local
628 __ Ands(r2, r0, Operand(r1, RRX)); in TEST() local
639 __ Ands(r0, r0, 0xf); in TEST() local
650 __ Ands(r0, r0, 0x80000000); in TEST() local
3281 __ Ands(r0, r0, 0); in TEST() local
|
| /external/vixl/src/aarch64/ |
| D | macro-assembler-aarch64.cc | 756 void MacroAssembler::Ands(const Register& rd, in Ands() function in vixl::aarch64::MacroAssembler
|
| D | macro-assembler-aarch64.h | 3521 void Ands(const PRegisterWithLaneSize& pd, in Ands() function
|
| /external/vixl/test/aarch64/ |
| D | test-assembler-aarch64.cc | 688 __ Ands(w0, w1, Operand(w1)); in TEST() local
701 __ Ands(w0, w0, Operand(w1, LSR, 4)); in TEST() local
714 __ Ands(x0, x0, Operand(x1, ROR, 1)); in TEST() local
726 __ Ands(w0, w0, Operand(0xf)); in TEST() local
738 __ Ands(w0, w0, Operand(0x80000000)); in TEST() local
|
| D | test-assembler-sve-aarch64.cc | 1150 __ Ands(p0.VnB(), p12.Zeroing(), p11.VnB(), p10.VnB()); in TEST_SVE() local
|
| /external/vixl/src/aarch32/ |
| D | macro-assembler-aarch32.h | 1218 void Ands(Condition cond, Register rd, Register rn, const Operand& operand) { in Ands() function
1228 void Ands(Register rd, Register rn, const Operand& operand) { in Ands() function
|