Home
last modified time | relevance | path

Searched defs:BL2_LIMIT (Results 1 – 23 of 23) sorted by relevance

/external/arm-trusted-firmware/plat/nxp/soc-lx2160a/lx2162aqds/
Dplat_def.h52 #define BL2_LIMIT (NXP_OCRAM_ADDR + NXP_OCRAM_SIZE \ macro
55 #define BL2_LIMIT (NXP_OCRAM_ADDR + NXP_OCRAM_SIZE) macro
/external/arm-trusted-firmware/plat/nxp/soc-lx2160a/lx2160aqds/
Dplat_def.h52 #define BL2_LIMIT (NXP_OCRAM_ADDR + NXP_OCRAM_SIZE \ macro
55 #define BL2_LIMIT (NXP_OCRAM_ADDR + NXP_OCRAM_SIZE) macro
/external/arm-trusted-firmware/plat/nxp/soc-lx2160a/lx2160ardb/
Dplat_def.h52 #define BL2_LIMIT (NXP_OCRAM_ADDR + NXP_OCRAM_SIZE \ macro
55 #define BL2_LIMIT (NXP_OCRAM_ADDR + NXP_OCRAM_SIZE) macro
/external/arm-trusted-firmware/plat/brcm/board/stingray/include/
Dplatform_def.h113 #define BL2_LIMIT (BL2_BASE + 0x40000) macro
119 #define BL2_LIMIT (BL2_BASE + 0x40000) macro
125 #define BL2_LIMIT (BRCM_BL_RAM_BASE + BRCM_BL_RAM_SIZE) macro
/external/arm-trusted-firmware/plat/renesas/common/include/
Dplatform_def.h109 #define BL2_LIMIT U(0xE6320000) macro
111 #define BL2_LIMIT U(0xE6360000) macro
/external/arm-trusted-firmware/plat/hisilicon/poplar/include/
Dpoplar_layout.h126 #define BL2_LIMIT (BL2_BASE + BL2_SIZE) macro
/external/arm-trusted-firmware/plat/layerscape/board/ls1043/include/
Dplatform_def.h110 #define BL2_LIMIT (BL2_BASE + PLAT_LS_MAX_BL2_SIZE) macro
117 #define BL2_LIMIT (BL2_BASE + PLAT_LS_MAX_BL2_SIZE) macro
/external/arm-trusted-firmware/plat/socionext/uniphier/include/
Dplatform_def.h54 #define BL2_LIMIT (BL2_BASE + UNIPHIER_BL2_MAX_SIZE) macro
/external/arm-trusted-firmware/plat/hisilicon/hikey/include/
Dhikey_layout.h64 #define BL2_LIMIT (0xF9830000) /* 0xf983_0000 */ macro
/external/arm-trusted-firmware/plat/hisilicon/hikey960/include/
Dplatform_def.h62 #define BL2_LIMIT (BL2_BASE + 0x58000) /* 1AC5_8000 */ macro
/external/arm-trusted-firmware/include/plat/marvell/armada/a3k/common/
Dmarvell_def.h161 #define BL2_LIMIT BL31_BASE macro
/external/arm-trusted-firmware/include/plat/marvell/armada/a8k/common/
Dmarvell_def.h197 #define BL2_LIMIT BL31_BASE macro
/external/arm-trusted-firmware/include/plat/arm/common/
Darm_def.h408 #define BL2_LIMIT (ARM_BL_RAM_BASE + ARM_BL_RAM_SIZE) macro
415 #define BL2_LIMIT BL1_RW_BASE macro
/external/arm-trusted-firmware/plat/imx/imx7/picopi/include/
Dplatform_def.h119 #define BL2_LIMIT (BL2_RAM_BASE + BL2_RAM_SIZE) macro
/external/arm-trusted-firmware/plat/imx/imx7/warp7/include/
Dplatform_def.h122 #define BL2_LIMIT (BL2_RAM_BASE + BL2_RAM_SIZE) macro
/external/arm-trusted-firmware/plat/rpi/rpi3/include/
Dplatform_def.h183 #define BL2_LIMIT BL31_BASE macro
/external/arm-trusted-firmware/plat/imx/imx8m/imx8mm/include/
Dplatform_def.h41 #define BL2_LIMIT U(0x940000) macro
/external/arm-trusted-firmware/plat/intel/soc/common/include/
Dplatform_def.h127 #define BL2_LIMIT (0xffe1b000) macro
/external/arm-trusted-firmware/plat/arm/board/fvp_ve/include/
Dplatform_def.h219 #define BL2_LIMIT BL1_RW_BASE macro
/external/arm-trusted-firmware/plat/arm/board/a5ds/include/
Dplatform_def.h234 #define BL2_LIMIT BL1_RW_BASE macro
/external/arm-trusted-firmware/plat/qemu/qemu/include/
Dplatform_def.h141 #define BL2_LIMIT BL31_BASE macro
/external/arm-trusted-firmware/plat/arm/board/diphda/common/include/
Dplatform_def.h169 #define BL2_LIMIT (ARM_BL_RAM_BASE + \ macro
/external/arm-trusted-firmware/plat/qemu/qemu_sbsa/include/
Dplatform_def.h129 #define BL2_LIMIT BL31_BASE macro