/external/swiftshader/third_party/SPIRV-Tools/source/opt/ |
D | function.h | 54 Instruction& DefInst() { return *def_inst_; } in DefInst() function 55 const Instruction& DefInst() const { return *def_inst_; } in DefInst() function
|
/external/angle/third_party/vulkan-deps/spirv-tools/src/source/opt/ |
D | function.h | 54 Instruction& DefInst() { return *def_inst_; } in DefInst() function 55 const Instruction& DefInst() const { return *def_inst_; } in DefInst() function
|
/external/deqp-deps/SPIRV-Tools/source/opt/ |
D | function.h | 54 Instruction& DefInst() { return *def_inst_; } in DefInst() function 55 const Instruction& DefInst() const { return *def_inst_; } in DefInst() function
|
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/BPF/ |
D | BPFMISimplifyPatchable.cpp | 105 MachineInstr *DefInst = I->getParent(); in checkADDrr() local 257 MachineInstr *DefInst = MRI->getUniqueVRegDef(SrcReg); in removeLD() local
|
/external/llvm/lib/Target/AMDGPU/ |
D | SILowerI1Copies.cpp | 110 MachineInstr *DefInst = MRI.getUniqueVRegDef(Src.getReg()); in runOnMachineFunction() local
|
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AMDGPU/ |
D | SIFixupVectorISel.cpp | 96 MachineInstr *DefInst = MRI.getUniqueVRegDef(WOp->getReg()); in findSRegBaseAndIndex() local
|
D | SIPeepholeSDWA.cpp | 530 const MachineInstr *DefInst = Def.getParent(); in foldToImm() local
|
D | SIInstrInfo.cpp | 6459 auto *DefInst = MRI.getVRegDef(RSR.Reg); in getVRegSubRegDef() local
|
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/PowerPC/ |
D | PPCBranchCoalescing.cpp | 462 MachineInstr *DefInst = MRI->getVRegDef(Use.getReg()); in canMoveToEnd() local
|
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Hexagon/ |
D | HexagonCopyToCombine.cpp | 414 MachineInstr *DefInst = LastDef[Reg]; in findPotentialNewifiableTFRs() local
|
/external/llvm/lib/Target/Hexagon/ |
D | HexagonCopyToCombine.cpp | 400 MachineInstr *DefInst = LastDef[Reg]; in findPotentialNewifiableTFRs() local
|
/external/swiftshader/third_party/subzero/src/ |
D | IceRegAlloc.cpp | 519 const Inst *DefInst = VMetadata->getFirstDefinitionSingleBlock(Iter.Cur); in findRegisterPreference() local
|
/external/llvm/lib/Transforms/Scalar/ |
D | EarlyCSE.cpp | 282 Instruction *DefInst; member
|
/external/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/ |
D | RegAllocFast.cpp | 303 for (const MachineInstr &DefInst : MRI->def_instructions(VirtReg)) { in mayLiveIn() local
|
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Transforms/Scalar/ |
D | EarlyCSE.cpp | 520 Instruction *DefInst = nullptr; member
|
D | NewGVN.cpp | 3945 auto *DefInst = dyn_cast_or_null<Instruction>(Def); in eliminateInstructions() local
|
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Analysis/ |
D | MemorySSA.cpp | 265 Instruction *DefInst = MD->getMemoryInst(); in instructionClobbersQuery() local
|