| /external/vixl/benchmarks/aarch64/ |
| D | bench-utils.cc | 222 __ Eor(PickR(size), PickR(size), Operand(PickR(size))); in GenerateOperandSequence() local
|
| /external/vixl/test/aarch64/ |
| D | test-assembler-aarch64.cc | 76 __ Eor(x11, x0, 0x18001); in TEST() local
533 __ Eor(w13, w0, kWMinInt); in TEST() local
902 __ Eor(x2, x0, Operand(x1)); in TEST() local
903 __ Eor(w3, w0, Operand(w1, LSL, 4)); in TEST() local
904 __ Eor(x4, x0, Operand(x1, LSL, 4)); in TEST() local
905 __ Eor(x5, x0, Operand(x1, LSR, 1)); in TEST() local
906 __ Eor(w6, w0, Operand(w1, ASR, 20)); in TEST() local
907 __ Eor(x7, x0, Operand(x1, ASR, 20)); in TEST() local
908 __ Eor(w8, w0, Operand(w1, ROR, 28)); in TEST() local
909 __ Eor(x9, x0, Operand(x1, ROR, 28)); in TEST() local
[all …]
|
| D | test-assembler-sve-aarch64.cc | 558 __ Eor(z3.VnD(), z8.VnD(), z15.VnD()); in TEST_SVE() local
1154 __ Eor(p2.VnB(), p12.Zeroing(), p11.VnB(), p10.VnB()); in TEST_SVE() local
1433 __ Eor(z5.VnD(), z5.VnD(), 0x0000ffff0000ffff); in TEST_SVE() local
1434 __ Eor(z6.VnS(), z6.VnS(), 0xff0000ff); in TEST_SVE() local
1435 __ Eor(z7.VnH(), z7.VnH(), 0x0ff0); in TEST_SVE() local
1436 __ Eor(z8.VnB(), z8.VnB(), 0x3f); in TEST_SVE() local
9974 __ Eor(pg_diff.VnB(), all.Zeroing(), pg_diff.VnB(), pg_ff.VnB()); in GatherLoadScalarPlusVectorHelper() local
10553 __ Eor(z4.VnB(), z4.VnB(), z0.VnB()); in TEST_SVE() local
10556 __ Eor(z5.VnB(), z5.VnB(), z1.VnB()); in TEST_SVE() local
10560 __ Eor(z5.VnB(), z5.VnB(), z2.VnB()); in TEST_SVE() local
[all …]
|
| D | test-assembler-neon-aarch64.cc | 6087 __ Eor(v16.V16B(), v0.V16B(), v0.V16B()); // self test in TEST() local
6088 __ Eor(v17.V16B(), v0.V16B(), v1.V16B()); // all combinations in TEST() local
6089 __ Eor(v24.V8B(), v0.V8B(), v0.V8B()); // self test in TEST() local
6090 __ Eor(v25.V8B(), v0.V8B(), v1.V8B()); // all combinations in TEST() local
|
| /external/vixl/src/aarch64/ |
| D | macro-assembler-aarch64.cc | 802 void MacroAssembler::Eor(const Register& rd, in Eor() function in vixl::aarch64::MacroAssembler
|
| D | macro-assembler-aarch64.h | 4066 void Eor(const PRegisterWithLaneSize& pd, in Eor() function
4074 void Eor(const ZRegister& zd, const ZRegister& zn, uint64_t imm) { in Eor() function
4084 void Eor(const ZRegister& zd, const ZRegister& zn, const ZRegister& zm) { in Eor() function
|
| /external/swiftshader/third_party/subzero/src/ |
| D | IceInstARM32.h | 391 Eor, enumerator
|
| /external/vixl/test/aarch32/ |
| D | test-assembler-aarch32.cc | 3268 __ Eor(r0, r0, 0); in TEST() local
3312 __ Eor(r3, r0, 0xffffffff); in TEST() local
|
| /external/vixl/src/aarch32/ |
| D | macro-assembler-aarch32.h | 1694 void Eor(Condition cond, Register rd, Register rn, const Operand& operand) { in Eor() function
1718 void Eor(Register rd, Register rn, const Operand& operand) { in Eor() function
1721 void Eor(FlagsUpdate flags, in Eor() function
1745 void Eor(FlagsUpdate flags, in Eor() function
|