| /external/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/SelectionDAG/ |
| D | LegalizeTypesGeneric.cpp | 35 SDValue &Lo, SDValue &Hi) { in ExpandRes_MERGE_VALUES()
40 void DAGTypeLegalizer::ExpandRes_BITCAST(SDNode *N, SDValue &Lo, SDValue &Hi) { in ExpandRes_BITCAST()
185 SDValue &Hi) { in ExpandRes_BUILD_PAIR()
192 SDValue &Hi) { in ExpandRes_EXTRACT_ELEMENT()
204 SDValue &Hi) { in ExpandRes_EXTRACT_VECTOR_ELT()
244 SDValue &Hi) { in ExpandRes_NormalLoad()
284 void DAGTypeLegalizer::ExpandRes_VAARG(SDNode *N, SDValue &Lo, SDValue &Hi) { in ExpandRes_VAARG()
383 SDValue Lo, Hi; in ExpandOp_BUILD_VECTOR() local
399 SDValue Lo, Hi; in ExpandOp_EXTRACT_ELEMENT() local
423 SDValue Lo, Hi; in ExpandOp_INSERT_VECTOR_ELT() local
[all …]
|
| D | LegalizeFloatTypes.cpp | 1102 SDValue Lo, Hi; in ExpandFloatResult() local
1194 SDValue &Hi) { in ExpandFloatRes_ConstantFP()
1209 SDValue &Lo, SDValue &Hi) { in ExpandFloatRes_Unary()
1224 SDValue &Lo, SDValue &Hi) { in ExpandFloatRes_Binary()
1239 SDValue &Hi) { in ExpandFloatRes_FABS()
1253 SDValue &Hi) { in ExpandFloatRes_FMINNUM()
1261 SDValue &Hi) { in ExpandFloatRes_FMAXNUM()
1269 SDValue &Hi) { in ExpandFloatRes_FADD()
1277 SDValue &Hi) { in ExpandFloatRes_FCBRT()
1285 SDValue &Lo, SDValue &Hi) { in ExpandFloatRes_FCEIL()
[all …]
|
| D | LegalizeTypes.cpp | 736 SDValue &Hi) { in GetExpandedInteger()
744 SDValue Hi) { in SetExpandedInteger()
773 SDValue &Hi) { in GetExpandedFloat()
781 SDValue Hi) { in SetExpandedFloat()
797 SDValue &Hi) { in GetSplitVector()
806 SDValue Hi) { in SetSplitVector()
951 SDValue &Lo, SDValue &Hi) { in GetPairElements()
961 SDValue DAGTypeLegalizer::JoinIntegers(SDValue Lo, SDValue Hi) { in JoinIntegers()
994 SDValue &Lo, SDValue &Hi) { in SplitInteger()
1013 SDValue &Lo, SDValue &Hi) { in SplitInteger()
|
| D | LegalizeIntegerTypes.cpp | 325 SDValue Lo, Hi; in PromoteIntRes_BITCAST() local
1157 SDValue Hi = DAG.getNode(ISD::SRL, DL, Mul.getValueType(), Mul, in PromoteIntRes_XMULO() local
1442 SDValue Hi = GetPromotedInteger(N->getOperand(1)); in PromoteIntOp_BUILD_PAIR() local
1775 SDValue Lo, Hi; in ExpandIntegerResult() local
1952 SDValue &Lo, SDValue &Hi) { in ExpandShiftByConstant()
2041 ExpandShiftWithKnownAmountBit(SDNode *N, SDValue &Lo, SDValue &Hi) { in ExpandShiftWithKnownAmountBit()
2128 ExpandShiftWithUnknownAmountBit(SDNode *N, SDValue &Lo, SDValue &Hi) { in ExpandShiftWithUnknownAmountBit()
2220 SDValue &Lo, SDValue &Hi) { in ExpandIntRes_MINMAX()
2253 SDValue &Lo, SDValue &Hi) { in ExpandIntRes_ADDSUB()
2380 SDValue &Lo, SDValue &Hi) { in ExpandIntRes_ADDSUBC()
[all …]
|
| D | LegalizeVectorTypes.cpp | 809 SDValue Lo, Hi; in SplitVectorResult() local
975 SDValue &Hi) { in SplitVecRes_BinOp()
989 SDValue &Hi) { in SplitVecRes_TernaryOp()
1004 void DAGTypeLegalizer::SplitVecRes_FIX(SDNode *N, SDValue &Lo, SDValue &Hi) { in SplitVecRes_FIX()
1018 SDValue &Hi) { in SplitVecRes_BITCAST()
1075 SDValue &Hi) { in SplitVecRes_BUILD_VECTOR()
1088 SDValue &Hi) { in SplitVecRes_CONCAT_VECTORS()
1109 SDValue &Hi) { in SplitVecRes_EXTRACT_SUBVECTOR()
1125 SDValue &Hi) { in SplitVecRes_INSERT_SUBVECTOR()
1177 SDValue &Hi) { in SplitVecRes_FPOWI()
[all …]
|
| D | LegalizeTypes.h | 902 void GetSplitOp(SDValue Op, SDValue &Lo, SDValue &Hi) { in GetSplitOp()
933 void GetExpandedOp(SDValue Op, SDValue &Lo, SDValue &Hi) { in GetExpandedOp()
|
| /external/llvm/lib/CodeGen/SelectionDAG/ |
| D | LegalizeTypesGeneric.cpp | 36 SDValue &Lo, SDValue &Hi) { in ExpandRes_MERGE_VALUES()
41 void DAGTypeLegalizer::ExpandRes_BITCAST(SDNode *N, SDValue &Lo, SDValue &Hi) { in ExpandRes_BITCAST()
197 SDValue &Hi) { in ExpandRes_BUILD_PAIR()
204 SDValue &Hi) { in ExpandRes_EXTRACT_ELEMENT()
216 SDValue &Hi) { in ExpandRes_EXTRACT_VECTOR_ELT()
256 SDValue &Hi) { in ExpandRes_NormalLoad()
300 void DAGTypeLegalizer::ExpandRes_VAARG(SDNode *N, SDValue &Lo, SDValue &Hi) { in ExpandRes_VAARG()
397 SDValue Lo, Hi; in ExpandOp_BUILD_VECTOR() local
415 SDValue Lo, Hi; in ExpandOp_EXTRACT_ELEMENT() local
439 SDValue Lo, Hi; in ExpandOp_INSERT_VECTOR_ELT() local
[all …]
|
| D | LegalizeFloatTypes.cpp | 989 SDValue Lo, Hi; in ExpandFloatResult() local
1055 SDValue &Hi) { in ExpandFloatRes_ConstantFP()
1070 SDValue &Hi) { in ExpandFloatRes_FABS()
1084 SDValue &Hi) { in ExpandFloatRes_FMINNUM()
1094 SDValue &Hi) { in ExpandFloatRes_FMAXNUM()
1104 SDValue &Hi) { in ExpandFloatRes_FADD()
1114 SDValue &Lo, SDValue &Hi) { in ExpandFloatRes_FCEIL()
1124 SDValue &Lo, SDValue &Hi) { in ExpandFloatRes_FCOPYSIGN()
1136 SDValue &Lo, SDValue &Hi) { in ExpandFloatRes_FCOS()
1146 SDValue &Hi) { in ExpandFloatRes_FDIV()
[all …]
|
| D | LegalizeIntegerTypes.cpp | 286 SDValue Lo, Hi; in PromoteIntRes_BITCAST() local
788 SDValue Hi = DAG.getNode(ISD::SRL, DL, Mul.getValueType(), Mul, in PromoteIntRes_XMULO() local
1037 SDValue Hi = GetPromotedInteger(N->getOperand(1)); in PromoteIntOp_BUILD_PAIR() local
1285 SDValue Lo, Hi; in ExpandIntegerResult() local
1423 SDValue &Lo, SDValue &Hi) { in ExpandShiftByConstant()
1512 ExpandShiftWithKnownAmountBit(SDNode *N, SDValue &Lo, SDValue &Hi) { in ExpandShiftWithKnownAmountBit()
1600 ExpandShiftWithUnknownAmountBit(SDNode *N, SDValue &Lo, SDValue &Hi) { in ExpandShiftWithUnknownAmountBit()
1692 SDValue &Lo, SDValue &Hi) { in ExpandIntRes_MINMAX()
1725 SDValue &Lo, SDValue &Hi) { in ExpandIntRes_ADDSUB()
1819 SDValue &Lo, SDValue &Hi) { in ExpandIntRes_ADDSUBC()
[all …]
|
| D | LegalizeTypes.cpp | 808 SDValue &Hi) { in GetExpandedInteger()
818 SDValue Hi) { in SetExpandedInteger()
835 SDValue &Hi) { in GetExpandedFloat()
845 SDValue Hi) { in SetExpandedFloat()
862 SDValue &Hi) { in GetSplitVector()
872 SDValue Hi) { in SetSplitVector()
1013 SDValue &Lo, SDValue &Hi) { in GetPairElements()
1039 SDValue DAGTypeLegalizer::JoinIntegers(SDValue Lo, SDValue Hi) { in JoinIntegers()
1146 SDValue &Lo, SDValue &Hi) { in SplitInteger()
1160 SDValue &Lo, SDValue &Hi) { in SplitInteger()
|
| D | LegalizeVectorTypes.cpp | 573 SDValue Lo, Hi; in SplitVectorResult() local
709 SDValue &Hi) { in SplitVecRes_BinOp()
723 SDValue &Hi) { in SplitVecRes_TernaryOp()
739 SDValue &Hi) { in SplitVecRes_BITCAST()
796 SDValue &Hi) { in SplitVecRes_BUILD_VECTOR()
809 SDValue &Hi) { in SplitVecRes_CONCAT_VECTORS()
830 SDValue &Hi) { in SplitVecRes_EXTRACT_SUBVECTOR()
846 SDValue &Hi) { in SplitVecRes_INSERT_SUBVECTOR()
902 SDValue &Hi) { in SplitVecRes_FPOWI()
910 SDValue &Hi) { in SplitVecRes_FCOPYSIGN()
[all …]
|
| D | LegalizeTypes.h | 797 void GetSplitOp(SDValue Op, SDValue &Lo, SDValue &Hi) { in GetSplitOp()
826 void GetExpandedOp(SDValue Op, SDValue &Lo, SDValue &Hi) { in GetExpandedOp()
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/AsmPrinter/ |
| D | AsmPrinterDwarf.cpp | 54 void AsmPrinter::EmitLabelDifferenceAsULEB128(const MCSymbol *Hi, in EmitLabelDifferenceAsULEB128()
186 void AsmPrinter::EmitCallSiteOffset(const MCSymbol *Hi, in EmitCallSiteOffset()
|
| /external/llvm/lib/Target/Hexagon/ |
| D | HexagonRDF.cpp | 54 unsigned Hi = TRI.getSubReg(RR.Reg, Hexagon::subreg_hireg); in covers() local
|
| /external/llvm/lib/IR/ |
| D | MDBuilder.cpp | 66 MDNode *MDBuilder::createRange(const APInt &Lo, const APInt &Hi) { in createRange()
73 MDNode *MDBuilder::createRange(Constant *Lo, Constant *Hi) { in createRange()
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Mips/ |
| D | MipsISelLowering.h | 77 Hi, enumerator
428 SDValue Hi = DAG.getNode(MipsISD::GotHi, DL, Ty, in getAddrGlobalLargeGOT() local
445 SDValue Hi = getTargetNode(N, Ty, DAG, MipsII::MO_ABS_HI); in getAddrNonPIC() local
462 SDValue Hi = getTargetNode(N, Ty, DAG, MipsII::MO_ABS_HI); in getAddrNonPICSym64() local
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/BPF/Disassembler/ |
| D | BPFDisassembler.cpp | 140 uint64_t Lo, Hi; in readInstruction64() local
166 uint64_t Insn, Hi; in getInstruction() local
|
| /external/llvm/lib/Target/Mips/ |
| D | MipsISelLowering.h | 42 Hi, enumerator
344 SDValue Hi = in getAddrGlobalLargeGOT() local
360 SDValue Hi = getTargetNode(N, Ty, DAG, MipsII::MO_ABS_HI); in getAddrNonPIC() local
|
| /external/llvm/lib/Target/AMDGPU/ |
| D | AMDGPUISelLowering.cpp | 1037 SDValue Hi = DAG.getNode(ISD::EXTRACT_VECTOR_ELT, SL, MVT::i32, Vec, One); in split64BitValue() local
1078 SDValue Lo, Hi; in SplitVectorLoad() local
1192 SDValue Lo, Hi; in SplitVectorStore() local
1628 static SDValue extractF64Exponent(SDValue Hi, const SDLoc &SL, in extractF64Exponent()
1656 SDValue Hi = DAG.getNode(ISD::EXTRACT_VECTOR_ELT, SL, MVT::i32, VecSrc, One); in LowerFTRUNC() local
1770 SDValue Hi = DAG.getNode(ISD::EXTRACT_VECTOR_ELT, SL, MVT::i32, BC, One); in LowerFROUND64() local
1863 SDValue Hi = DAG.getNode(ISD::EXTRACT_VECTOR_ELT, SL, MVT::i32, Vec, One); in LowerCTLZ() local
1997 SDValue Hi = DAG.getNode(ISD::EXTRACT_VECTOR_ELT, SL, MVT::i32, BC, in LowerINT_TO_FP64() local
2061 SDValue Hi = DAG.getNode(Signed ? ISD::FP_TO_SINT : ISD::FP_TO_UINT, SL, in LowerFP64_TO_INT() local
2314 SDValue Lo, Hi; in performAndCombine() local
[all …]
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Lanai/ |
| D | LanaiISelLowering.cpp | 1147 SDValue Hi = DAG.getTargetConstantPool(C, MVT::i32, N->getAlignment(), in LowerConstantPool() local
1182 SDValue Hi = DAG.getTargetGlobalAddress( in LowerGlobalAddress() local
1200 SDValue Hi = DAG.getBlockAddress(BA, MVT::i32, true, OpFlagHi); in LowerBlockAddress() local
1224 SDValue Hi = DAG.getTargetJumpTable( in LowerJumpTable() local
1271 SDValue Hi = in LowerSHL_PARTS() local
1309 SDValue Hi = DAG.getNode(ISD::SRL, dl, MVT::i32, ShOpHi, ShAmt); in LowerSRL_PARTS() local
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Sparc/ |
| D | SparcISelLowering.h | 35 Hi, Lo, // Hi/Lo operations, typically on a global address. enumerator
|
| /external/llvm/lib/Target/Sparc/ |
| D | SparcISelLowering.h | 39 Hi, Lo, // Hi/Lo operations, typically on a global address. enumerator
|
| /external/rust/crates/gdbstub_arch/src/mips/reg/ |
| D | id.rs | 14 Hi, enumerator
|
| /external/llvm/lib/Target/XCore/ |
| D | XCoreISelLowering.cpp | 573 SDValue Hi = DAG.getNode(XCoreISD::MACCS, dl, in LowerSMUL_LOHI() local
590 SDValue Hi = DAG.getNode(XCoreISD::LMUL, dl, in LowerUMUL_LOHI() local
687 SDValue Hi = DAG.getNode(XCoreISD::MACCU, dl, in TryExpandADDWithMul() local
695 SDValue Hi = DAG.getNode(XCoreISD::MACCS, dl, in TryExpandADDWithMul() local
706 SDValue Hi = DAG.getNode(XCoreISD::MACCU, dl, in TryExpandADDWithMul() local
752 SDValue Hi = DAG.getNode(Opcode, dl, DAG.getVTList(MVT::i32, MVT::i32), in ExpandADDSUB() local
1789 SDValue Hi = DAG.getNode(XCoreISD::LMUL, dl, in PerformDAGCombine() local
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/XCore/ |
| D | XCoreISelLowering.cpp | 548 SDValue Hi = DAG.getNode(XCoreISD::MACCS, dl, in LowerSMUL_LOHI() local
565 SDValue Hi = DAG.getNode(XCoreISD::LMUL, dl, in LowerUMUL_LOHI() local
662 SDValue Hi = DAG.getNode(XCoreISD::MACCU, dl, in TryExpandADDWithMul() local
670 SDValue Hi = DAG.getNode(XCoreISD::MACCS, dl, in TryExpandADDWithMul() local
681 SDValue Hi = DAG.getNode(XCoreISD::MACCU, dl, in TryExpandADDWithMul() local
727 SDValue Hi = DAG.getNode(Opcode, dl, DAG.getVTList(MVT::i32, MVT::i32), in ExpandADDSUB() local
1772 SDValue Hi = DAG.getNode(XCoreISD::LMUL, dl, in PerformDAGCombine() local
|