/external/llvm/test/MC/AArch64/ |
D | arm64-optional-hash.s | 9 adds x3, x4, 1024, lsl 12 label
|
D | arm64-diags.s | 281 adds w3, w5, sym@PAGEOFF label 282 adds x9, x12, sym@PAGEOFF label
|
/external/tensorflow/tensorflow/lite/delegates/gpu/gl/kernels/ |
D | add.cc | 41 auto adds = absl::get_if<Tensor<Linear, DataType::FLOAT32>>(&attr.param); in GenerateCode() local
|
/external/guava/android/guava-tests/test/com/google/common/collect/ |
D | SimpleAbstractMultisetTest.java | 78 ImmutableMultiset<String> adds = in testFastAddAllMultiset() local
|
/external/guava/guava-tests/test/com/google/common/collect/ |
D | SimpleAbstractMultisetTest.java | 78 ImmutableMultiset<String> adds = in testFastAddAllMultiset() local
|
/external/vixl/benchmarks/aarch32/ |
D | asm-disasm-speed-test.cc | 407 __ adds(Narrow, r4, r4, 24U); in Generate_2() local 417 __ adds(Narrow, r4, r4, 24U); in Generate_2() local 497 __ adds(r1, r4, 44U); in Generate_3() local 540 __ adds(r0, 4U); in Generate_3() local 541 __ adds(Narrow, r1, r1, 32U); in Generate_3() local 672 __ adds(r0, 4U); in Generate_4() local 673 __ adds(Narrow, r1, r1, 32U); in Generate_4() local 793 __ adds(r0, 4U); in Generate_5() local 794 __ adds(Narrow, r1, r1, 32U); in Generate_5() local 944 __ adds(r0, 4U); in Generate_7() local [all …]
|
/external/Reactive-Extensions/RxCpp/Rx/v2/examples/pythagorian/ |
D | main.cpp | 87 int adds; member
|
/external/mesa3d/src/intel/compiler/ |
D | brw_fs_bank_conflicts.cpp | 118 adds(const vector_type &v, const vector_type &w) in adds() function 224 adds(vector_type v, vector_type w) in adds() function
|
/external/XNNPACK/src/jit/ |
D | aarch32-assembler.cc | 93 void Assembler::adds(CoreRegister rd, CoreRegister rn, uint8_t imm) { in adds() function in xnnpack::aarch32::Assembler
|
/external/mesa3d/src/gallium/drivers/nouveau/codegen/ |
D | nv50_ir_peephole.cpp | 1498 int adds; in opnd() local
|
/external/mdnsresponder/mDNSShared/ |
D | dnsextd.c | 1519 int i, adds = 0, dels = 0; in HandleRequest() local
|
/external/vixl/test/aarch64/ |
D | test-assembler-aarch64.cc | 7405 __ adds(xzr, x0, Operand(x1, UXTX)); in TEST() local 7406 __ adds(xzr, x1, Operand(xzr, UXTX)); in TEST() local 7407 __ adds(xzr, x1, 1234); in TEST() local 7408 __ adds(xzr, x0, x1); in TEST() local 7409 __ adds(xzr, x1, xzr); in TEST() local 7410 __ adds(xzr, xzr, x1); in TEST() local
|
D | test-trace-aarch64.cc | 63 __ adds(w21, w22, w23); in GenerateTestSequenceBase() local 64 __ adds(x24, x25, x26); in GenerateTestSequenceBase() local
|
/external/vixl/src/aarch32/ |
D | assembler-aarch32.h | 1940 void adds(Register rd, Register rn, const Operand& operand) { in adds() function 1943 void adds(Condition cond, Register rd, Register rn, const Operand& operand) { in adds() function 1946 void adds(EncodingSize size, in adds() function
|
D | assembler-aarch32.cc | 2348 void Assembler::adds(Condition cond, in adds() function in vixl::aarch32::Assembler 2485 void Assembler::adds(Register rd, const Operand& operand) { in adds() function in vixl::aarch32::Assembler
|
D | disasm-aarch32.cc | 1175 void Disassembler::adds(Condition cond, in adds() function in vixl::aarch32::Disassembler 1189 void Disassembler::adds(Register rd, const Operand& operand) { in adds() function in vixl::aarch32::Disassembler
|
/external/vixl/src/aarch64/ |
D | assembler-aarch64.cc | 476 void Assembler::adds(const Register& rd, in adds() function in vixl::aarch64::Assembler
|