Home
last modified time | relevance | path

Searched defs:target_machine_features (Results 1 – 13 of 13) sorted by relevance

/external/tensorflow/tensorflow/compiler/xla/service/cpu/
Dir_emission_utils.cc28 const Shape& shape, const TargetMachineFeatures& target_machine_features) { in GetMinimumAlignmentForArray()
45 const TargetMachineFeatures& target_machine_features) { in PotentiallyImplementedAsEigenConvolution()
Ddot_op_emitter.cc239 const TargetMachineFeatures& target_machine_features) in DotOpEmitter()
945 const TargetMachineFeatures& target_machine_features) { in AreGemmShapes()
967 const TargetMachineFeatures& target_machine_features) { in IsAlignedGemm()
979 const TargetMachineFeatures& target_machine_features) { in CanEmitTiledLlvmIrGemm()
1020 const TargetMachineFeatures& target_machine_features) { in GetDotImplementationStrategy()
1064 const TargetMachineFeatures& target_machine_features) { in EmitNonBatchDotOperation()
1148 const TargetMachineFeatures& target_machine_features) { in EmitBatchDotOperation()
1221 const TargetMachineFeatures& target_machine_features) { in DotImplementationCanHandleTranspose()
1233 const TargetMachineFeatures& target_machine_features) { in DotOperandsAndResultMustHaveRowMajorLayout()
1257 const TargetMachineFeatures& target_machine_features) { in EmitDotOperation()
Dconv_canonicalization_test.cc94 cpu::TargetMachineFeaturesWithFakeAlignmentLogic target_machine_features( in TEST_F() local
156 cpu::TargetMachineFeaturesWithFakeAlignmentLogic target_machine_features( in TEST_F() local
Dconv_canonicalization.h37 const TargetMachineFeatures* target_machine_features) in ConvCanonicalization()
Dcpu_layout_assignment.h33 const TargetMachineFeatures* target_machine_features) in CpuLayoutAssignment()
Dir_emission_utils_test.cc47 cpu::TargetMachineFeaturesWithFakeAlignmentLogic target_machine_features( in TEST_F() local
Dparallel_task_assignment.h70 const TargetMachineFeatures* target_machine_features) in ParallelTaskAssigner()
Dcpu_compiler.cc304 LLVMTargetMachineFeatures* target_machine_features) { in RunHloPassesThroughLayoutAssn()
428 LLVMTargetMachineFeatures* target_machine_features) { in RunHloPassesAfterLayoutAssn()
482 LLVMTargetMachineFeatures target_machine_features(target_machine); in RunHloPasses() local
758 LLVMTargetMachineFeatures target_machine_features((*jit)->target_machine()); in RunBackend() local
978 LLVMTargetMachineFeatures target_machine_features(target_machine.get()); in CompileAheadOfTime() local
Dvectorized_reduce_with_no_vector_registers_test.cc50 cpu::LLVMTargetMachineFeatures target_machine_features(target_machine.get()); in GetTargetVectorRegisterByteSize() local
Dcpu_layout_assignment.cc98 const TargetMachineFeatures& target_machine_features) { in OperandsAndResultMustHaveRowMajorLayout()
Dcpu_layout_assignment_test.cc53 cpu::TargetMachineFeaturesWithFakeAlignmentLogic target_machine_features( in AssignLayouts() local
327 cpu::TargetMachineFeaturesWithFakeAlignmentLogic target_machine_features( in RunDotOutputFusion() local
Dparallel_task_assignment.cc112 const TargetMachineFeatures* target_machine_features) in ParallelTaskAssignment()
Dir_emitter.cc96 const TargetMachineFeatures* target_machine_features, in IrEmitter()