Home
last modified time | relevance | path

Searched refs:fourcc_mod_code (Results 1 – 6 of 6) sorted by relevance

/external/igt-gpu-tools/include/drm-uapi/
Ddrm_fourcc.h317 #define fourcc_mod_code(vendor, val) \ macro
335 #define DRM_FORMAT_MOD_INVALID fourcc_mod_code(NONE, DRM_FORMAT_RESERVED)
345 #define DRM_FORMAT_MOD_LINEAR fourcc_mod_code(NONE, 0)
361 #define I915_FORMAT_MOD_X_TILED fourcc_mod_code(INTEL, 1)
376 #define I915_FORMAT_MOD_Y_TILED fourcc_mod_code(INTEL, 2)
391 #define I915_FORMAT_MOD_Yf_TILED fourcc_mod_code(INTEL, 3)
410 #define I915_FORMAT_MOD_Y_TILED_CCS fourcc_mod_code(INTEL, 4)
411 #define I915_FORMAT_MOD_Yf_TILED_CCS fourcc_mod_code(INTEL, 5)
426 #define DRM_FORMAT_MOD_SAMSUNG_64_32_TILE fourcc_mod_code(SAMSUNG, 1)
435 #define DRM_FORMAT_MOD_SAMSUNG_16_16_TILE fourcc_mod_code(SAMSUNG, 2)
[all …]
/external/mesa3d/include/drm-uapi/
Ddrm_fourcc.h340 #define fourcc_mod_code(vendor, val) \ macro
383 #define DRM_FORMAT_MOD_INVALID fourcc_mod_code(NONE, DRM_FORMAT_RESERVED)
393 #define DRM_FORMAT_MOD_LINEAR fourcc_mod_code(NONE, 0)
412 #define I915_FORMAT_MOD_X_TILED fourcc_mod_code(INTEL, 1)
430 #define I915_FORMAT_MOD_Y_TILED fourcc_mod_code(INTEL, 2)
445 #define I915_FORMAT_MOD_Yf_TILED fourcc_mod_code(INTEL, 3)
464 #define I915_FORMAT_MOD_Y_TILED_CCS fourcc_mod_code(INTEL, 4)
465 #define I915_FORMAT_MOD_Yf_TILED_CCS fourcc_mod_code(INTEL, 5)
476 #define I915_FORMAT_MOD_Y_TILED_GEN12_RC_CCS fourcc_mod_code(INTEL, 6)
489 #define I915_FORMAT_MOD_Y_TILED_GEN12_MC_CCS fourcc_mod_code(INTEL, 7)
[all …]
/external/kernel-headers/original/uapi/drm/
Ddrm_fourcc.h395 #define fourcc_mod_code(vendor, val) \ macro
438 #define DRM_FORMAT_MOD_INVALID fourcc_mod_code(NONE, DRM_FORMAT_RESERVED)
448 #define DRM_FORMAT_MOD_LINEAR fourcc_mod_code(NONE, 0)
477 #define I915_FORMAT_MOD_X_TILED fourcc_mod_code(INTEL, 1)
495 #define I915_FORMAT_MOD_Y_TILED fourcc_mod_code(INTEL, 2)
510 #define I915_FORMAT_MOD_Yf_TILED fourcc_mod_code(INTEL, 3)
529 #define I915_FORMAT_MOD_Y_TILED_CCS fourcc_mod_code(INTEL, 4)
530 #define I915_FORMAT_MOD_Yf_TILED_CCS fourcc_mod_code(INTEL, 5)
541 #define I915_FORMAT_MOD_Y_TILED_GEN12_RC_CCS fourcc_mod_code(INTEL, 6)
554 #define I915_FORMAT_MOD_Y_TILED_GEN12_MC_CCS fourcc_mod_code(INTEL, 7)
[all …]
/external/libdrm/include/drm/
Ddrm_fourcc.h376 #define fourcc_mod_code(vendor, val) \ macro
419 #define DRM_FORMAT_MOD_INVALID fourcc_mod_code(NONE, DRM_FORMAT_RESERVED)
429 #define DRM_FORMAT_MOD_LINEAR fourcc_mod_code(NONE, 0)
458 #define I915_FORMAT_MOD_X_TILED fourcc_mod_code(INTEL, 1)
476 #define I915_FORMAT_MOD_Y_TILED fourcc_mod_code(INTEL, 2)
491 #define I915_FORMAT_MOD_Yf_TILED fourcc_mod_code(INTEL, 3)
510 #define I915_FORMAT_MOD_Y_TILED_CCS fourcc_mod_code(INTEL, 4)
511 #define I915_FORMAT_MOD_Yf_TILED_CCS fourcc_mod_code(INTEL, 5)
522 #define I915_FORMAT_MOD_Y_TILED_GEN12_RC_CCS fourcc_mod_code(INTEL, 6)
535 #define I915_FORMAT_MOD_Y_TILED_GEN12_MC_CCS fourcc_mod_code(INTEL, 7)
[all …]
/external/minigbm/
Ddrv.h76 #define I915_FORMAT_MOD_Y_TILED_GEN12_RC_CCS fourcc_mod_code(INTEL, 6)
/external/mesa3d/src/gallium/drivers/freedreno/
Dfreedreno_resource.c61 #define FD_FORMAT_MOD_QCOM_TILED fourcc_mod_code(QCOM, 0xffffffff)