Home
last modified time | relevance | path

Searched refs:inlineasm (Results 1 – 11 of 11) sorted by relevance

/external/llvm/test/CodeGen/AArch64/
Darm64-stacksave.ll10 ; CHECK: inlineasm
14 …call void asm sideeffect "; inlineasm", "~{x0},~{x1},~{x2},~{x3},~{x4},~{x5},~{x6},~{x7},~{x8},~{x…
Darm64-spill.ll6 ; CHECK: inlineasm
12 …call void asm sideeffect "; inlineasm", "~{q0},~{q1},~{q2},~{q3},~{q4},~{q5},~{q6},~{q7},~{q8},~{q…
Dinlineasm-ldr-pseudo.ll3 ; raw text out to the Streamer. We need to actually parse the inlineasm to
/external/llvm/test/Transforms/FunctionImport/
Dinlineasm.ll3 ; RUN: opt -module-summary %p/Inputs/inlineasm.ll -o %t2.bc
/external/llvm/test/CodeGen/ARM/
Dinlineasm-ldr-pseudo.ll4 ; raw text out to the Streamer. We need to actually parse the inlineasm to
/external/llvm/test/CodeGen/AMDGPU/
Dinline-asm.ll61 ; All inlineasm instructions are assumed to be the maximum size
/external/mesa3d/src/amd/llvm/
Dac_llvm_build.c395 LLVMValueRef inlineasm = LLVMConstInlineAsm(ftype, code, "", true, false); in ac_build_optimization_barrier() local
396 LLVMBuildCall(builder, inlineasm, NULL, 0, ""); in ac_build_optimization_barrier()
399 LLVMValueRef inlineasm = LLVMConstInlineAsm(ftype, code, "=v,0", true, false); in ac_build_optimization_barrier() local
417 vgpr0 = LLVMBuildCall(builder, inlineasm, &vgpr0, 1, ""); in ac_build_optimization_barrier()
/external/llvm/test/Bitcode/
Dcompatibility-3.7.ll702 define void @inlineasm(i32 %arg) {
Dcompatibility-3.6.ll658 define void @inlineasm(i32 %arg) {
Dcompatibility-3.8.ll758 define void @inlineasm(i32 %arg) {
Dcompatibility.ll832 define void @inlineasm(i32 %arg) {