Searched refs:inlineasm (Results 1 – 11 of 11) sorted by relevance
/external/llvm/test/CodeGen/AArch64/ |
D | arm64-stacksave.ll | 10 ; CHECK: inlineasm 14 …call void asm sideeffect "; inlineasm", "~{x0},~{x1},~{x2},~{x3},~{x4},~{x5},~{x6},~{x7},~{x8},~{x…
|
D | arm64-spill.ll | 6 ; CHECK: inlineasm 12 …call void asm sideeffect "; inlineasm", "~{q0},~{q1},~{q2},~{q3},~{q4},~{q5},~{q6},~{q7},~{q8},~{q…
|
D | inlineasm-ldr-pseudo.ll | 3 ; raw text out to the Streamer. We need to actually parse the inlineasm to
|
/external/llvm/test/Transforms/FunctionImport/ |
D | inlineasm.ll | 3 ; RUN: opt -module-summary %p/Inputs/inlineasm.ll -o %t2.bc
|
/external/llvm/test/CodeGen/ARM/ |
D | inlineasm-ldr-pseudo.ll | 4 ; raw text out to the Streamer. We need to actually parse the inlineasm to
|
/external/llvm/test/CodeGen/AMDGPU/ |
D | inline-asm.ll | 61 ; All inlineasm instructions are assumed to be the maximum size
|
/external/mesa3d/src/amd/llvm/ |
D | ac_llvm_build.c | 395 LLVMValueRef inlineasm = LLVMConstInlineAsm(ftype, code, "", true, false); in ac_build_optimization_barrier() local 396 LLVMBuildCall(builder, inlineasm, NULL, 0, ""); in ac_build_optimization_barrier() 399 LLVMValueRef inlineasm = LLVMConstInlineAsm(ftype, code, "=v,0", true, false); in ac_build_optimization_barrier() local 417 vgpr0 = LLVMBuildCall(builder, inlineasm, &vgpr0, 1, ""); in ac_build_optimization_barrier()
|
/external/llvm/test/Bitcode/ |
D | compatibility-3.7.ll | 702 define void @inlineasm(i32 %arg) {
|
D | compatibility-3.6.ll | 658 define void @inlineasm(i32 %arg) {
|
D | compatibility-3.8.ll | 758 define void @inlineasm(i32 %arg) {
|
D | compatibility.ll | 832 define void @inlineasm(i32 %arg) {
|