ELF@@  ;;;;  ;;;;w  2(3(4(5(6(7(8(9(de,--.R^wxU&'X()*V+,-W./ XYZ[\]^_`abc3456789:;<=NO RLMN~@,%'()*+,56-. /!0"1#2$3%4&7'8(9):*;+<,=->.?/@xyGzM{H|I}J~NKLO[\  f/ba_c0h^o!iSdj`kOglm:< ; <!=">#?4@:A;B<C%0( 1) 2* 3+ 4, 5- 6. 7/ 80 91 :2 4 5 6 7 8 9 :   GATE_PCIE_GEN4_0_APB_1GATE_PCIE_GEN4_1_SCLK_1UMUX_CLKCMU_G3AA_G3AAGATE_WDT_CL0gs101_clockUMUX_CLKCMU_IPP_BUSUMUX_CLKCMU_ITP_BUSUMUX_CLKCMU_MFC_MFCGATE_PERIC0_TOP0_S5DOUT_CLK_DNS_BUSPcould not allocate clock provider context. 3[CAL] Failed to set vclk dfs %d %lu %d GATE_GPUGATE_PCIE_GEN4_1_PCS_APBGATE_PERIC1_TOP0_USI13_USIGATE_PERIC1_TOP0_SDOUT_CLK_G3AA_BUSPGATE_DPUF_DMAUMUX_CLKCMU_MCSC_MCSCGATE_PERIC0_TOP0_I3C6DOUT_CLK_CSIS_BUSPCIS_CLK5DOUT_CLK_TPU_BUSP3Failed to disable clock %s GATE_DFTMUX_CMU_CIS_CLK2GATE_DFTMUX_CMU_CIS_CLK4GATE_PERIC0_TOP0_I3C23Failed to allocate vclk struct GATE_DFTMUX_CMU_CIS_CLK3UMUX_CLKCMU_DISP_BUSUMUX_CLKCMU_PDP_VRAUMUX_CLKCMU_PERIC0_BUSGATE_PERIC0_TOP0_S1DOUT_CLK_PDP_BUSPGATE_DFTMUX_CMU_CIS_CLK7UMUX_CLKCMU_BUS0_BUSUMUX_CLKCMU_HSI0_ALTGATE_PCIE_GEN4_0_AXI_1DOUT_CLK_HSI0_USB31DRDVDOUT_CLK_PERIC0_USI6_USIGATE_DFTMUX_CMU_CIS_CLK0GATE_PCIE_GEN4_0_PMA_APBGATE_PCIE_GEN4_1_DBG_1UMUX_CLKCMU_MCSC_ITSCGATE_PERIC1_TOP0_USI0_USIGATE_PERIC1_TOP0_USI9_USIDOUT_CLK_BUS1_BUSPUMUX_CLKCMU_EH_BUSMUX_HSI0_USB20_REFGATE_UFS_EMBD_FMPDOUT_CLK_TNR_BUSPUMUX_CLKCMU_GDC_SCSCGATE_PERIC0_TOP0_USI5_USIUMUX_CLKCMU_PERIC1_BUSVDOUT_CLK_PERIC0_USI8_USI3[CAL] Failed to set vclk rate %d %lu %d MUX_APM_FUNCGATE_UFS_EMBDUMUX_CLKCMU_MISC_SSSDOUT_CLK_MISC_BUSPDOUT_CLK_DISP_BUSPDOUT_CLK_G2D_BUSPDOUT_CLK_IPP_BUSP3Failed to get clk by register offset GATE_DFTMUX_CMU_CIS_CLK1GATE_PCIE_GEN4_0_PCS_APBUMUX_CLKCMU_HSI2_PCIEUMUX_CLKCMU_G2D_G2DMUX_HSI0_USB31DRDGATE_PCIE_GEN4_1_DBG_2GATE_PERIC0_TOP0_USI7_USIDOUT_CLK_APM_BOOSTVDOUT_CLK_PERIC0_USI1_USIVDOUT_CLK_PERIC1_USI13_USI%s: unable to allocate context. CLKOUT1UMUX_CLKCMU_HSI2_UFS_EMBDGATE_MFCGATE_PERIC0_TOP0_I3C5GATE_PERIC1_TOP0_PWMUMUX_CLKCMU_TPU_BUSDOUT_CLK_DPU_BUSPVDOUT_CLK_PERIC1_USI12_USI%s: failed to map registers MUX_APM_FUNCSRCMUX_BUS0_BUS_OPTION1GATE_JPEGUMUX_CLKCMU_HSI0_DPGTCGATE_PCIE_GEN4_1_UDBGGATE_PERIC0_TOP0_I3C7GATE_PERIC1_TOP0_USI10_USIDOUT_CLK_GDC_BUSPUFS_EMBDVDOUT_CLK_PERIC0_USI14_USI3[CAL] vclk disable failed %d %d MUX_HSI0_BUSUMUX_CLKCMU_CSIS_BUSGATE_PERIC0_TOP0_USI4_USIMUX_TPU_TPUCTLDOUT_CLK_BUS2_BUSPDOUT_CLK_EH_BUSPVDOUT_CLK_PERIC1_USI9_USICLKOUT0UMUX_CLKCMU_EH_PLL_COREGATE_DPUF_DPPGATE_PCIE_GEN4_0_AXI_2UMUX_CLKCMU_TNR_BUSGATE_PERIC0_TOP0_USI3_USIUMUX_CLKCMU_BO_BUSVDOUT_CLK_PERIC1_I3CUMUX_CLKCMU_HSI0_USB31DRDGATE_PERIC0_TOP0_USI6_USIUMUX_CLKCMU_TPU_UARTCIS_CLK1UMUX_CLKCMU_BUS1_BUSGATE_USB31DRD_SLV_LINKGATE_PCIE_GEN4_0_DBG_1GATE_PCIE_GEN4_1_APB_1UMUX_CLKCMU_GDC_GDC1GATE_PERIC0_TOP0_S7GATE_PERIC1_TOP0_USI12_USIVDOUT_CLK_PERIC0_USI7_USI3Failed to enable clock %s GATE_DPUBDOUT_CLK_APM_USI0_USIcould not allocate clock lookup table 3Failed to register lookup %s GATE_DFTMUX_CMU_CIS_CLK6UMUX_CLKCMU_G2D_MSCLUMUX_CLKCMU_HSI0_TCXOGATE_PCIE_GEN4_0_SCLK_1UMUX_CLKCMU_MISC_BUSGATE_PERIC0_TOP0_USI1_USIGATE_PERIC0_TOP0_I3C8DOUT_CLK_MCSC_BUSPCIS_CLK4VDOUT_CLK_PERIC0_USI3_USIVDOUT_CLK_PERIC0_USI5_USIDOUT_CLK_TPU_TPUCTL3Failed to register clock lookup for %s3Failed to allocate for gate_clk UMUX_CLKCMU_HSI0_BUSGATE_PCIE_GEN4_0_APB_2GATE_PCIE_GEN4_1_AXI_1UMUX_CLKCMU_GDC_GDC0GATE_PERIC0_TOP0_S2GATE_PERIC0_TOP0_S4GATE_PERIC0_TOP1_USI0_UARTUMUX_CLKCMU_TPU_TPUVDOUT_CLK_TOP_HSI0_BUSDOUT_CLK_BO_BUSPGATE_MMC_CARDGATE_PDMAGATE_PERIC0_TOP0_USI2_USIGATE_PERIC0_TOP0_USI8_USIGATE_PERIC0_TOP0_I3C1UMUX_CLKCMU_TPU_TPUCTLpwm-clock3[CAL] Failed to set vclk dfs rate switch UMUX_CLKCMU_BUS2_BUSUMUX_CLKCMU_CORE_BUSGATE_PCIE_GEN4_0_DBG_2UMUX_CLKCMU_DNS_BUSGATE_PERIC0_TOP0_S3CIS_CLK33[CAL] vclk enable failed %d %d UMUX_CLKCMU_DPU_BUSUMUX_CLKCMU_HSI1_PCIEUMUX_CLKCMU_HSI2_MMC_CARDDOUT_CLK_APM_USI1_UARTDOUT_CLK_ITP_BUSPDOUT_CLKCMU_HSI2_MMC_CARD6GS101: Clock setup completed GATE_G2DUMUX_MIF_DDRPHY2XGATE_MCTGATE_WDT_CL1GATE_PERIC0_TOP0_I3C3GATE_PERIC1_TOP0_I3C0MUX_TPU_TPUVDOUT_CLK_PERIC0_USI2_USIVDOUT_CLK_PERIC0_I3CVDOUT_CLK_PERIC1_USI0_USIgs101_clock_probe3Failed to register virtual clock %s ATCLKGATE_PERIC0_TOP0_S6CIS_CLK0CIS_CLK7VDOUT_CLK_PERIC0_USI4_USIDOUT_CLK_TPU_TPU3can not alloc for enable gate clock list fin_pllUMUX_CLKCMU_HSI2_BUSGATE_PCIE_GEN4_1_AXI_2DOUT_CLK_APM_USI0_UARTVDOUT_CLK_PERIC1_USI10_USI3Failed to register clock %s UMUX_CLKCMU_HSI0_USB20GATE_PERIC0_TOP0_S8GATE_PERIC0_TOP1_USI14_USI%s: unable to determine soc 3could not allocate usermux clk UMUX_CLKCMU_PDP_BUSUMUX_CLKCMU_PERIC0_USI0_UARTDOUT_CLK_BUS0_BUSPCIS_CLK2CIS_CLK6VDOUT_CLK_PERIC1_USI11_USIcould not register clk provider GATE_DFTMUX_CMU_CIS_CLK5GATE_PCIE_GEN4_0_UDBGGATE_PERIC1_TOP0_USI11_USIVDOUT_CLK_PERIC0_USI0_UART3can not alloc for gate clock list MUX_EH_BUSUMUX_CLKCMU_HSI1_BUSGATE_PCIE_GEN4_1_PMA_APBGATE_PCIE_GEN4_1_APB_2GATE_PERIC0_TOP0_I3C4DOUT_CLK_MFC_BUSPclock-frequencysamsung,gs101-clockgs101-clocksamsung,gs101-oscclk?#Ո҈$ȇhVT(҇Xh\;mTH҇Xh\; Ts8H@ T[hATIń(BHT葐UTGҨhhT4҈$ȇhVTrҨҰhȰT%ń(BH`Tk T( ȓT#( ȓT ?T#_( ȓ #T?# ?#տ#_?#^{!{^_#_?#^{{^_#_?#^{OA(*(ԀR`(!c"R@!BR@!R@!BR@!"R@!"R@!"R@!bR@!"R@!bR@!BR@!R@!BR@!R@!"R@!"R@!BR@!"R@!"R@!"R@!"R@!"R@!BR@!bR@!BR@!"R@!R@!R@!BR@!R@!"R@!R@!"R@!"R@!"R@!"R@!"R@!"R@!"R@!"R@!"R@!"R@!"R@!"R@!"R@!"R@!"R@!"R@!"R@!"R@!"R@!"R@!BR@!bR@!R@!bR@!"R@!BR!BR$R%R@OA*{¨^_#_!!!_$?#@9#qCT_@*?#^{4(@  @  *1)Bq!@T$ՠR @_ @@$ * * R@_ @@{B^_#_ ߈?#^{B4* 2I_H@  BqJA(T$ՠRC #@@_C_{C^_#_?#^{OAT |R zh | h*cTOA{¨^_#_?#^{ ORR@SAT`}R)  x(H}@TOB @{è^_#_?#^{" !5{^_#_?#^{ WOB4*5@_@5sq`T@@T_H4@ y(_OCWB @{Ĩ^_#_?#^{ WO4*5`_5sqT  @@ @@T^4@ y(_OCWB @{Ĩ^_#_?#^{_WOA8*BC  RC3#R7 @@a@U 4B_@5sq`T@@T_H4@ y(_A8B_ ATOFWE_D{B@^_#_?#^{ O*RR@` *+@J@!9l Hy+,OB @{è^_#_`?#^{@h4 )@)!T*@K@ATK!@9!kT@ @{^_#_?#^{og_WO*}R R_H 4**R  9h@)@  y(j_?kTU9}@@@AAA8*@Tjh4@)@I:y(WB 5 @9h 6zZ;{ @@RR@9@`@ @9'74*k`Ttu@54OGWF_EgDoC{B^_#_?#^{og_WO A8B 4**c{kT @RR}@__h9 A @9 A@9? @ @9 9 _@  9 o 9?Tzhjh4@I y(wCA4@h@A8B_ aTOIWH_GgFoE{D^_#_?#^{Op@9 R !qaT*@@5@*`*OA{¨^_#_*@@T ?#^{Op@9 R !qT@`@@5`@`OA{¨^_#_*a@`@`?#^{@{^_#_?#^{@{^_#_?#^{ h@ @{¨^_#_?##_?#^{ O@@5@*`* @OB{è^_#_*@@T?#^{@{^_#_?#^{@{^_#_?#^{ WO@@5@8#ih *@**OC*WB @{Ĩ^_#_*@@UH$Չ8(ih J q))}Ii(%Țh6A8b߈Ȩ@*TbI>??@@A AB B(,C04C<@DDHDPTEX\EdhFlpFx|GGHHIIJJKKLLMM* * d$ (d<@HLPTp/tx/| // ww <{|| }h ~ 8 8  ~T  X  \  ` d h     U         Y XL      Y   [   [        Y8 Xl   8 8    $@ D Hdhpthh~,~PT`htY,8<8@H L PX`h l t_ee88 PxTh8pxt8<YD L PXL\L`l_txbc,L-T-Xbeg<ihkxibn$,Tp|rbtu 8@Hlp@@,bDwPuT\|  @ @$Db {D|p}b8{\|}8(84`dlPpPx(|(Y z8L\dlGG_  4b{|,X`` d` h{|}b{|   @ {\ || } {$!|Android (8508608, based on r450784e) clang version 14.0.7 (https://android.googlesource.com/toolchain/llvm-project 4c603efb0cca074e9238af8b4106c30add4418f6)%-&()*.!"# +$',/ xz|}~OTqY#&pqrso d0LhsHi (`\  @ x XOyOO8} @p q  P ,V 0h5 2{H Pc ( +0 ` h  (     @  H x   J    lX   y   l8 a @ lp  x l  l  l  lP X l  l  l l08lhpl?l?nH^/r( ` c@x x  X@  E8@p xPU X$  T0x8hp p> X H1P'(0`ho  @Hx   (X` 8@px/+ P8X=S0 hn  SHn. /(` }@x1D BX   V!f8!p!!Q! "P""" "0# h##$# $H$$$$(%J`%B%_% & @& x&Y&F & 'X'y''(8(p((\(A )'P) )) ))*(*RP***0+ T $(04`8@dDHPT X`d0hptTx$HlHP|0  L  L$h (0p48@xDHP T X` d!h d$(04<@HLTXXL`dPlpTx|X(\<`L t  4!x (0P(g8!@!H!P!yX!`!Z!!N! Z gS *HdH  z*pyd_(TXZs8plPMhAHxG `xY: X.4MPF(.x"!8Ap: "P    0!h!5!!4"H"""$ %')/) .))l *@*t l~Z N< T l m p f8  G }GT ;xAlZ(PS4@h( .0G@$(0<H;:TL"@h`PlT5xX4\` dP )`(p}   P(7r n wLThq  bZ$ `P0ytr @S|  GP M4!f` _@K  4x:P(SL'  dblz M "z$_   4 , M Hd  _8 x p  l D} f l "$ (0(pXpS8%8q88Fp8SPphH0jx< 8px888i 8X8pp[8P 0=(Px88f8D8.88jp888 8P 8 8 83 80!8h!8!8!8#"8H"8"8"U$p %hw'Z))8 ) )   k  < p   K) p   6 Tx9 H% 8lI0(D ((  P@{    @(c  h(R  X   L dY>K 6 % '      O 7   uW   x8!&@!H!P!X!`! h! p! x! _!B!!D!(!(!(t!(!(!<!T![ 8!!.note.gnu.property.note.Linux.text.comment.init.plt.bss.rela.rodata.samsung_usermux_ops.rela.altinstructions__versions.rela.data.gs101_fixed_rate_ext_clks.modinfo.rela.text.__cfi_check.note.GNU-stack.llvm_addrsig.text.ftrace_trampoline.rela.gnu.linkonce.this_module.rela__jump_table.note.gnu.build-id.shstrtab.strtab.symtab.rodata.dataof_property_read_variable_u32_arraysamsung_register_usermux__clk_get_hwclk_register_clkdevsamsung_register_of_fixed_extgate_clk_listsamsung_add_clk_gate_list__cfi_jt_startclk_hw_get_parentof_clk_src_onecell_get.cfi_jtcal_vclk_dfs_set_rate_switch.cfi_jtgs101_clock_probe.614fd6e403d070beb46ed840c4771d1f.cfi_jtcal_vclk_dfs_set_rate.cfi_jtcal_vclk_set_rate.cfi_jtcal_vclk_round_rate.cfi_jtcal_vclk_dfs_sw_recalc_rate.cfi_jtcal_vclk_dfs_recalc_rate.cfi_jtcal_vclk_recalc_rate.cfi_jtcal_vclk_gate_recalc_rate.cfi_jtinit_module.cfi_jtcleanup_module.cfi_jtcal_vclk_disable.cfi_jtcal_vclk_qactive_disable.cfi_jtcal_vclk_enable.cfi_jtcal_vclk_qactive_enable.cfi_jtcal_vclk_is_enabled.cfi_jtsamsung_usermux_disable.84b0bd3a9f5bf7b7e6fb57439bf2b7fb.cfi_jtsamsung_usermux_enable.84b0bd3a9f5bf7b7e6fb57439bf2b7fb.cfi_jtsamsung_usermux_is_enabled.84b0bd3a9f5bf7b7e6fb57439bf2b7fb.cfi_jtgs101_vclk_initsamsung_clk_initcal_qch_initof_clk_src_onecell_getsamsung_usermux_opssamsung_vclk_dfs_sw_opssamsung_vclk_dfs_opssamsung_vclk_opssamsung_vclk_qactive_opssamsung_vclk_gate_ops____versionsgs101_tpu_vclksgs101_dpu_vclksgs101_clkout_vclksgs101_dns_vclksgs101_csis_vclksgs101_tnr_vclksgs101_itp_vclksgs101_disp_vclksgs101_ipp_vclksgs101_top_vclksgs101_pdp_vclksgs101_bo_vclksgs101_apm_vclksgs101_eh_vclksgs101_tpu_hwacg_vclksgs101_dpu_hwacg_vclksgs101_dns_hwacg_vclksgs101_csis_hwacg_vclksgs101_tnr_hwacg_vclksgs101_itp_hwacg_vclksgs101_disp_hwacg_vclksgs101_ipp_hwacg_vclksgs101_top_hwacg_vclksgs101_pdp_hwacg_vclksgs101_bo_hwacg_vclksgs101_apm_hwacg_vclksgs101_eh_hwacg_vclksgs101_mif_hwacg_vclksgs101_core_hwacg_vclksgs101_g3d_hwacg_vclksgs101_g2d_hwacg_vclksgs101_misc_hwacg_vclksgs101_mcsc_hwacg_vclksgs101_mfc_hwacg_vclksgs101_gdc_hwacg_vclksgs101_g3aa_hwacg_vclksgs101_bus2_hwacg_vclksgs101_hsi2_hwacg_vclksgs101_bus1_hwacg_vclksgs101_hsi1_hwacg_vclksgs101_peric1_hwacg_vclksgs101_bus0_hwacg_vclksgs101_hsi0_hwacg_vclksgs101_peric0_hwacg_vclksgs101_g2d_vclksgs101_misc_vclksgs101_mcsc_vclksgs101_mfc_vclksgs101_gdc_vclksgs101_g3aa_vclksgs101_bus2_vclksgs101_hsi2_vclksgs101_bus1_vclksgs101_peric1_vclksgs101_bus0_vclksgs101_hsi0_vclksgs101_peric0_vclksgs101_fixed_rate_ext_clksarm64_use_ng_mappingskmalloc_cachesexynos_clock_idsclk_register_fixed_factorsamsung_register_fixed_factorgate_clk_nrgs101_clock_driverplatform_driver_unregister__platform_driver_registerclk_registergs101_clk_providerof_clk_add_providersamsung_clk_of_add_providercpu_numbersamsung_clk_alloc_reg_dumpof_iomap__ioremap__log_write_mmio__log_post_read_mmio__log_read_mmio__stack_chk_fail__cfi_check_failprintk__cpu_online_masksamsung_register_vclklock__cfi_checkcal_dfs_set_rate_switchcal_vclk_dfs_set_rate_switchext_clk_matchof_exynos_clock_matchof_find_matching_node_and_matchsamsung_clk_get_by_reggs101_clock_probe.614fd6e403d070beb46ed840c4771d1f_raw_spin_lock_irqsavesamsung_clk_save__tracepoint_rwmmio_writecal_clk_setratecal_clk_getratecal_dfs_set_ratecal_vclk_dfs_set_ratecal_vclk_set_rate__tracepoint_clock_set_rate__traceiter_clock_set_ratecal_dfs_get_ratecal_dfs_cached_get_ratecal_vclk_round_rateclk_register_fixed_ratesamsung_register_fixed_ratecal_vclk_dfs_sw_recalc_ratecal_vclk_dfs_recalc_ratecal_vclk_recalc_ratecal_vclk_gate_recalc_rateclk_register_gatesamsung_register_gate_raw_spin_unlock_irqrestoresamsung_clk_restoreclk_unprepareclk_prepareclk_hw_get_name__clk_get_name__cfi_jt_init_module__this_module__cfi_jt_cleanup_module__mod_of__of_exynos_clock_match_device_tablesamsung_usermux_disablecal_vclk_disablecal_clk_disablecal_vclk_qactive_disablesamsung_usermux_enablecal_vclk_enablecal_clk_enablecal_vclk_qactive_enablekfreepreempt_schedule_notracekmem_cache_alloc_tracegs101_clock_probe__cfi_jt_endsamsung_usermux_is_enabledcal_vclk_is_enabledcal_clk_is_enabled__tracepoint_rwmmio_post_read__tracepoint_rwmmio_read__kmallocpanicsamsung_usermux_disable.84b0bd3a9f5bf7b7e6fb57439bf2b7fbsamsung_usermux_enable.84b0bd3a9f5bf7b7e6fb57439bf2b7fbsamsung_usermux_is_enabled.84b0bd3a9f5bf7b7e6fb57439bf2b7fb__UNIQUE_ID_license399$d.99$x.89$x.79$d.79__UNIQUE_ID_alias269$x.69$d.69$x.59$d.59$x.49$d.49$d.39$x.29$d.29$d.119$x.19$d.19$x.109$x.9$d.9$x.98$d.88$x.78__UNIQUE_ID_alias268$x.68$d.68$d.58$d.48$x.38$d.38$x.28$d.28$d.118$x.18$d.18$x.108$x.8$d.8_note_7__UNIQUE_ID_license297$d.97$x.87$x.77__UNIQUE_ID_depends267$d.67$x.57$d.57$x.47$d.47$d.37$x.27$d.27$d.117$x.17$d.17$d.107$x.7$d.7$x.96$d.86$d.76__UNIQUE_ID_intree266$x.66$d.66$d.56$d.46$x.36$d.36$d.126$x.26$d.26$d.116$x.16$d.16$x.106$x.6$d.6$d.95$x.85$x.75__UNIQUE_ID_name265$d.65$x.55$d.55$x.45$d.45$d.35$d.125$x.25$d.25$x.115$x.15$d.15$d.105$x.5$x.94$d.84$d.74__UNIQUE_ID_vermagic264$x.64$d.64$d.54$x.44$d.44$x.34$d.34$d.124$x.24$d.24$d.114$x.14$d.14$x.104$x.4$d.4$x.93$x.83$x.73$d.73$d.63$x.53$d.53$d.43$d.33$d.123$x.23$d.23$x.113$x.13$d.13$d.103$x.3$d.3$d.92$d.82$d.72$x.62$d.62$d.52$x.42$d.42$d.132$x.32$d.32$d.122$x.22$d.22$d.112$x.12$d.12$x.102$x.2$d.2$x.91$x.81$x.71$d.71$d.61$x.51$d.51$d.41$d.31$d.121$x.21$d.21$x.111$x.11$d.11$d.101$x.1$d.1$d.90$d.80__UNIQUE_ID_scmversion270$d.70$x.60$d.60$d.50$x.40$d.40$x.30$d.30$d.120$x.20$d.20$d.110$x.10$d.10$x.100d@0p9a`+Y2.  P!4q/qq@Hx3&0Lo^@H8q@x_@>@rs@@0uw ,$( QP(?0gIa