| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AMDGPU/ |
| D | SIFormMemoryClauses.cpp | 209 RegUse &Defs, RegUse &Uses) const { in canBundle()
265 RegUse &Defs, RegUse &Uses) const { in collectRegUses()
293 RegUse &Defs, RegUse &Uses, in processRegUses()
337 RegUse Defs, Uses; in runOnMachineFunction() local
|
| D | SIFixSGPRCopies.cpp | 454 auto &Defs = Init.second; in hoistAndMergeSGPRInits() local
546 auto &Defs = Init.second; in hoistAndMergeSGPRInits() local
559 auto &Defs = Init.second; in hoistAndMergeSGPRInits() local
|
| /external/llvm/lib/Target/ARM/ |
| D | Thumb2ITBlockPass.cpp | 62 SmallSet<unsigned, 4> &Defs, in TrackDefUses()
126 SmallSet<unsigned, 4> &Defs, in MoveCopyOutOfITBlock()
183 SmallSet<unsigned, 4> Defs; in InsertITInstructions() local
|
| D | A15SDOptimizer.cpp | 409 SmallVector<unsigned, 8> Defs; in getReadDPRs() local
608 SmallVector<unsigned, 8> Defs = getReadDPRs(MI); in runOnInstruction() local
|
| /external/llvm/lib/CodeGen/ |
| D | LiveVariables.cpp | 444 SmallVectorImpl<unsigned> &Defs) { in HandlePhysRegDef()
487 SmallVectorImpl<unsigned> &Defs) { in UpdatePhysRegDefs()
501 SmallVectorImpl<unsigned> &Defs) { in runOnInstr()
568 SmallVector<unsigned, 4> Defs; in runOnBlock() local
770 SmallSet<unsigned, 16> Defs, Kills; in addNewBlock() local
|
| D | MachineCopyPropagation.cpp | 255 SmallVector<unsigned, 2> Defs; in CopyPropagateBlock() local
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/ |
| D | LiveVariables.cpp | 444 SmallVectorImpl<unsigned> &Defs) { in HandlePhysRegDef()
487 SmallVectorImpl<unsigned> &Defs) { in UpdatePhysRegDefs()
501 SmallVectorImpl<unsigned> &Defs) { in runOnInstr()
566 SmallVector<unsigned, 4> Defs; in runOnBlock() local
768 DenseSet<unsigned> Defs, Kills; in addNewBlock() local
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/ARM/ |
| D | Thumb2ITBlockPass.cpp | 138 RegisterSet &Defs, RegisterSet &Uses) { in MoveCopyOutOfITBlock()
196 RegisterSet Defs, Uses; in InsertITInstructions() local
|
| D | A15SDOptimizer.cpp | 401 SmallVector<unsigned, 8> Defs; in getReadDPRs() local
594 SmallVector<unsigned, 8> Defs = getReadDPRs(MI); in runOnInstruction() local
|
| /external/lzma/CPP/7zip/Archive/7z/ |
| D | 7zItem.h | 95 CBoolVector Defs; member
137 CBoolVector Defs; member
|
| /external/llvm/lib/Target/PowerPC/ |
| D | PPCBoolRetToInt.cpp | 62 SmallPtrSet<Value *, 8> Defs; in findAllDefs() local
196 auto Defs = findAllDefs(U); in runOnUse() local
|
| /external/llvm/lib/Target/Hexagon/ |
| D | HexagonGenMux.cpp | 67 BitVector Defs, Uses; member
122 void HexagonGenMux::getDefsUses(const MachineInstr *MI, BitVector &Defs, in getDefsUses()
149 BitVector Defs(NR), Uses(NR); in buildMaps() local
|
| D | HexagonExpandCondsets.cpp | 428 SetVector<MachineBasicBlock*> Defs; in updateDeadsInRange() local
430 MachineBasicBlock *Dest) -> bool { in updateDeadsInRange()
792 bool HexagonExpandCondsets::canMoveOver(MachineInstr &MI, ReferenceMap &Defs, in canMoveOver()
977 ReferenceMap Uses, Defs; in predicate() local
|
| D | HexagonBitSimplify.cpp | 224 RegisterSet Defs; in INITIALIZE_PASS_DEPENDENCY() local
244 RegisterSet &Defs) { in getInstrDefs()
1417 RegisterSet Defs; in processBlock() local
1537 RegisterSet Defs; in processBlock() local
2126 RegisterSet Defs; in processBlock() local
2373 RegisterSet Defs; in getDefReg() local
2577 RegisterSet Defs; in processLoop() local
2644 RegisterSet Defs; in processLoop() local
|
| D | RDFLiveness.cpp | 126 SetVector<NodeId> Defs; in getAllReachingDefs() local
241 NodeAddr<RefNode*> RefA, NodeSet &Visited, const NodeSet &Defs) { in getAllReachingDefsRec()
837 auto &Defs = LiveIn[I.first]; in traverse() local
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/PowerPC/ |
| D | PPCBoolRetToInt.cpp | 73 SmallPtrSet<Value *, 8> Defs; in findAllDefs() local
220 auto Defs = findAllDefs(U); in runOnUse() local
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Analysis/ |
| D | MemorySSAUpdater.cpp | 153 auto *Defs = MSSA->getWritableBlockDefs(MA->getBlock()); in getPreviousDefInBlock() local
180 auto *Defs = MSSA->getWritableBlockDefs(BB); in getPreviousDefFromEnd() local
261 auto *Defs = MSSA->getBlockDefs(MU->getBlock()); in insertUse() local
271 if (auto *Defs = MSSA->getWritableBlockDefs(StartBlock)) { in insertUse() local
460 auto *Defs = MSSA->getWritableBlockDefs(NewDef->getBlock()); in fixupDefs() local
488 if (auto *Defs = MSSA->getWritableBlockDefs(FixupBlock)) { in fixupDefs() local
825 MemorySSA::DefsList *Defs = MSSA->getWritableBlockDefs(BB); in applyInsertUpdates() local
1201 auto *Defs = MSSA->getWritableBlockDefs(From); in moveAllAccesses() local
|
| D | MemorySSA.cpp | 533 auto *Defs = MSSA.getBlockDefs(Node->getBlock()); in getWalkTarget() local
1526 DefsList *Defs = nullptr; in buildMemorySSA() local
1604 auto *Defs = getOrCreateDefsList(BB); in insertIntoListsForBlock() local
1611 auto *Defs = getOrCreateDefsList(BB); in insertIntoListsForBlock() local
1620 auto *Defs = getOrCreateDefsList(BB); in insertIntoListsForBlock() local
1633 auto *Defs = getOrCreateDefsList(BB); in insertIntoListsBefore() local
1842 std::unique_ptr<DefsList> &Defs = DefsIt->second; in removeFromLists() local
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Hexagon/ |
| D | HexagonGenMux.cpp | 100 BitVector Defs, Uses; member
158 void HexagonGenMux::getDefsUses(const MachineInstr *MI, BitVector &Defs, in getDefsUses()
184 BitVector Defs(NR), Uses(NR); in buildMaps() local
|
| D | HexagonExpandCondsets.cpp | 392 MachineBasicBlock *Dest) -> bool { in updateDeadsInRange()
414 SetVector<MachineBasicBlock*> Defs; in updateDeadsInRange() local
794 bool HexagonExpandCondsets::canMoveOver(MachineInstr &MI, ReferenceMap &Defs, in canMoveOver()
968 ReferenceMap Uses, Defs; in predicate() local
|
| D | RDFLiveness.cpp | 158 SetVector<NodeId> Defs; in getAllReachingDefs() local
270 NodeSet &Visited, const NodeSet &Defs) { in getAllReachingDefsRec()
276 NodeSet &Visited, const NodeSet &Defs, unsigned Nest, unsigned MaxNest) { in getAllReachingDefsRecImpl()
|
| /external/llvm/utils/TableGen/ |
| D | CTagsEmitter.cpp | 67 const auto &Defs = Records.getDefs(); in run() local
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Hexagon/MCTargetDesc/ |
| D | HexagonMCChecker.h | 49 DenseMap<unsigned, PredSet> Defs; variable
|
| /external/lzma/C/ |
| D | 7z.h | 64 Byte *Defs; /* MSB 0 bit numbering */ member
70 Byte *Defs; /* MSB 0 bit numbering */ member
|
| /external/clang/utils/TableGen/ |
| D | NeonEmitter.cpp | 1966 SmallVectorImpl<Intrinsic *> &Defs) { in genBuiltinsDef()
1997 SmallVectorImpl<Intrinsic *> &Defs) { in genOverloadTypeCheckCode()
2093 SmallVectorImpl<Intrinsic *> &Defs) { in genIntrinsicRangeCheckCode()
2179 SmallVector<Intrinsic *, 128> Defs; in runHeader() local
2338 SmallVector<Intrinsic *, 128> Defs; in run() local
|