| /external/llvm/lib/Target/Mips/ |
| D | Mips16RegisterInfo.cpp | 126 bool IsKill = false; in eliminateFI() local
|
| D | MipsSERegisterInfo.cpp | 157 bool IsKill = false; in eliminateFI() local
|
| D | MipsSEFrameLowering.cpp | 811 bool IsKill = !IsRAAndRetAddrIsTaken; in spillCalleeSavedRegisters() local
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Mips/ |
| D | Mips16RegisterInfo.cpp | 125 bool IsKill = false; in eliminateFI() local
|
| D | MipsSERegisterInfo.cpp | 200 bool IsKill = false; in eliminateFI() local
|
| D | MipsSEFrameLowering.cpp | 833 bool IsKill = !IsRAAndRetAddrIsTaken; in spillCalleeSavedRegisters() local
|
| /external/llvm/lib/Target/BPF/ |
| D | BPFInstrInfo.cpp | 47 unsigned SrcReg, bool IsKill, int FI, in storeRegToStackSlot()
|
| /external/llvm/lib/Target/Hexagon/ |
| D | HexagonRegisterInfo.cpp | 179 bool IsKill = false; in eliminateFrameIndex() local
|
| D | HexagonFrameLowering.cpp | 1089 bool IsKill = !HRI.isEHReturnCalleeSaveReg(Reg); in insertCSRSpillsInBlock() local
1404 bool IsKill = MI->getOperand(2).isKill(); in expandStoreInt() local
1467 bool IsKill = MI->getOperand(2).isKill(); in expandStoreVecPred() local
1552 bool IsKill = MI->getOperand(2).isKill(); in expandStoreVec2() local
1654 bool IsKill = MI->getOperand(2).isKill(); in expandStoreVec() local
|
| D | HexagonBlockRanges.cpp | 318 bool IsKill = Op.isKill(); in computeInitialLiveRanges() local
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/BPF/ |
| D | BPFInstrInfo.cpp | 126 unsigned SrcReg, bool IsKill, int FI, in storeRegToStackSlot()
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AArch64/ |
| D | AArch64AdvSIMDScalarPass.cpp | 275 unsigned Dst, unsigned Src, bool IsKill) { in insertCopy()
|
| /external/llvm/lib/Target/AArch64/ |
| D | AArch64AdvSIMDScalarPass.cpp | 283 unsigned Dst, unsigned Src, bool IsKill) { in insertCopy()
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Hexagon/ |
| D | HexagonRegisterInfo.cpp | 206 bool IsKill = false; in eliminateFrameIndex() local
|
| D | HexagonFrameLowering.cpp | 1268 bool IsKill = !HRI.isEHReturnCalleeSaveReg(Reg); in insertCSRSpillsInBlock() local
1633 bool IsKill = MI->getOperand(2).isKill(); in expandStoreInt() local
1696 bool IsKill = MI->getOperand(2).isKill(); in expandStoreVecPred() local
1785 bool IsKill = MI->getOperand(2).isKill(); in expandStoreVec2() local
1883 bool IsKill = MI->getOperand(2).isKill(); in expandStoreVec() local
|
| D | HexagonBlockRanges.cpp | 326 bool IsKill = Op.isKill(); in computeInitialLiveRanges() local
|
| /external/llvm/lib/Target/AMDGPU/ |
| D | SIRegisterInfo.cpp | 419 bool IsKill = SrcDst->isKill(); in buildScratchLoadStore() local
521 bool IsKill = MI->getOperand(0).isKill(); in eliminateFrameIndex() local
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AMDGPU/ |
| D | SIRegisterInfo.cpp | 548 bool IsKill) { in spillVGPRtoAGPR()
618 bool IsKill, in buildSpillLoadStore()
763 bool IsKill = MI->getOperand(0).isKill(); in spillSGPR() local
|
| D | SIShrinkInstructions.cpp | 251 bool IsKill = NewAddrDwords == Info->VAddrDwords; in shrinkMIMG() local
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/ |
| D | ScheduleDAGInstrs.cpp | 401 bool IsKill = MO.getSubReg() == 0 || MO.isUndef(); in addVRegDefDeps() local
1101 bool IsKill = LiveRegs.available(MRI, Reg); in toggleKills() local
|
| /external/llvm/lib/Target/Lanai/ |
| D | LanaiInstrInfo.cpp | 52 unsigned SourceRegister, bool IsKill, int FrameIndex, in storeRegToStackSlot()
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Lanai/ |
| D | LanaiInstrInfo.cpp | 51 unsigned SourceRegister, bool IsKill, int FrameIndex, in storeRegToStackSlot()
|
| /external/llvm/include/llvm/CodeGen/ |
| D | MachineOperand.h | 95 bool IsKill : 1; variable
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/RISCV/ |
| D | RISCVInstrInfo.cpp | 115 unsigned SrcReg, bool IsKill, int FI, in storeRegToStackSlot()
|
| /external/llvm/lib/CodeGen/ |
| D | ScheduleDAGInstrs.cpp | 429 bool IsKill = MO.getSubReg() == 0 || MO.isUndef(); in addVRegDefDeps() local
|