| /external/llvm/lib/CodeGen/ |
| D | TwoAddressInstructionPass.cpp | 205 unsigned MOReg = MO.getReg(); in sink3AddrInstruction() local
274 unsigned MOReg = MO.getReg(); in sink3AddrInstruction() local
873 unsigned MOReg = MO.getReg(); in rescheduleMIBelowKill() local
914 unsigned MOReg = MO.getReg(); in rescheduleMIBelowKill() local
1052 unsigned MOReg = MO.getReg(); in rescheduleKillAboveMI() local
1089 unsigned MOReg = MO.getReg(); in rescheduleKillAboveMI() local
1110 unsigned MOReg = OtherDefs[i]; in rescheduleKillAboveMI() local
|
| D | DetectDeadLanes.cpp | 200 unsigned MOReg = MO.getReg(); in addUsedLanesOnOperand() local
383 unsigned MOReg = MO.getReg(); in determineInitialDefinedLanes() local
488 unsigned MOReg = MO.getReg(); in isUndefInput() local
|
| D | LiveVariables.cpp | 523 unsigned MOReg = MO.getReg(); in runOnInstr() local
544 unsigned MOReg = UseRegs[i]; in runOnInstr() local
557 unsigned MOReg = DefRegs[i]; in runOnInstr() local
|
| D | MachineInstrBundle.cpp | 312 unsigned MOReg = MO.getReg(); in analyzePhysReg() local
|
| D | MachineInstr.cpp | 1293 unsigned MOReg = MO.getReg(); in findRegisterUseOperandIdx() local
1351 unsigned MOReg = MO.getReg(); in findRegisterDefOperandIdx() local
2031 unsigned MOReg = MO.getReg(); in addRegisterDead() local
|
| D | MachineCSE.cpp | 317 unsigned MOReg = MO.getReg(); in PhysRegDefsReach() local
|
| D | TargetInstrInfo.cpp | 1137 const MachineOperand &MOReg = MI.getOperand(OpIdx); in getRegSequenceInputs() local
1160 const MachineOperand &MOReg = MI.getOperand(1); in getExtractSubregInputs() local
|
| D | MachineLICM.cpp | 981 unsigned MOReg = MO.getReg(); in HasHighOperandLatency() local
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/ |
| D | TwoAddressInstructionPass.cpp | 233 Register MOReg = MO.getReg(); in sink3AddrInstruction() local
302 Register MOReg = MO.getReg(); in sink3AddrInstruction() local
913 Register MOReg = MO.getReg(); in rescheduleMIBelowKill() local
957 Register MOReg = MO.getReg(); in rescheduleMIBelowKill() local
1095 Register MOReg = MO.getReg(); in rescheduleKillAboveMI() local
1132 Register MOReg = MO.getReg(); in rescheduleKillAboveMI() local
1153 unsigned MOReg = OtherDefs[i]; in rescheduleKillAboveMI() local
|
| D | DetectDeadLanes.cpp | 197 Register MOReg = MO.getReg(); in addUsedLanesOnOperand() local
380 Register MOReg = MO.getReg(); in determineInitialDefinedLanes() local
485 Register MOReg = MO.getReg(); in isUndefInput() local
|
| D | LiveVariables.cpp | 523 Register MOReg = MO.getReg(); in runOnInstr() local
542 unsigned MOReg = UseRegs[i]; in runOnInstr() local
555 unsigned MOReg = DefRegs[i]; in runOnInstr() local
|
| D | MachineInstrBundle.cpp | 329 Register MOReg = MO.getReg(); in AnalyzePhysRegInBundle() local
|
| D | TargetInstrInfo.cpp | 1227 const MachineOperand &MOReg = MI.getOperand(OpIdx); in getRegSequenceInputs() local
1252 const MachineOperand &MOReg = MI.getOperand(1); in getExtractSubregInputs() local
|
| D | MachineInstr.cpp | 949 Register MOReg = MO.getReg(); in findRegisterUseOperandIdx() local
1003 Register MOReg = MO.getReg(); in findRegisterDefOperandIdx() local
1876 Register MOReg = MO.getReg(); in addRegisterDead() local
|
| D | MachineCSE.cpp | 382 Register MOReg = MO.getReg(); in PhysRegDefsReach() local
|
| D | MachineLICM.cpp | 1142 Register MOReg = MO.getReg(); in HasHighOperandLatency() local
|
| /external/llvm/lib/Target/SystemZ/ |
| D | SystemZElimCompare.cpp | 135 if (unsigned MOReg = MO.getReg()) { in getRegReferences() local
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/SystemZ/ |
| D | SystemZElimCompare.cpp | 150 if (Register MOReg = MO.getReg()) { in getRegReferences() local
|
| /external/llvm/lib/Target/ARM/ |
| D | ARMBaseInstrInfo.cpp | 4608 const MachineOperand *MOReg = &MI.getOperand(1); in getRegSequenceLikeInputs() local
4632 const MachineOperand &MOReg = MI.getOperand(2); in getExtractSubregLikeInputs() local
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/ARM/ |
| D | ARMBaseInstrInfo.cpp | 5257 const MachineOperand *MOReg = &MI.getOperand(1); in getRegSequenceLikeInputs() local
5283 const MachineOperand &MOReg = MI.getOperand(2); in getExtractSubregLikeInputs() local
|