| /external/llvm/lib/CodeGen/ |
| D | RegUsageInfoCollector.cpp | 80 uint32_t *RegMask, unsigned PReg) { in markRegClobbered()
117 for (unsigned PReg = 1, PRegE = TRI->getNumRegs(); PReg < PRegE; ++PReg) in runOnMachineFunction() local
133 for (unsigned PReg = 1, PRegE = TRI->getNumRegs(); PReg < PRegE; ++PReg) in runOnMachineFunction() local
|
| D | RegisterUsageInfo.cpp | 86 for (unsigned PReg = 1, PRegE = TRI->getNumRegs(); PReg < PRegE; ++PReg) { in print() local
|
| D | RegAllocPBQP.cpp | 587 unsigned PReg = RawPRegOrder[I]; in initializeGraph() local
685 unsigned PReg = G.getNodeMetadata(NId).getAllowedRegs()[AllocOption - 1]; in mapPBQPToRegAlloc() local
713 unsigned PReg = MRI.getSimpleHint(LI.reg); in finalizeAlloc() local
|
| D | CallingConvLower.cpp | 246 for (MCPhysReg PReg : RemainingRegs) { in analyzeMustTailForwardedRegisters() local
|
| D | MachineFunction.cpp | 512 unsigned MachineFunction::addLiveIn(unsigned PReg, in addLiveIn()
|
| /external/llvm/lib/Target/AMDGPU/ |
| D | R600ExpandSpecialInstrs.cpp | 122 unsigned PReg = AMDGPU::R600_ArrayBaseRegClass.getRegister( in runOnMachineFunction() local
151 unsigned PReg = AMDGPU::R600_ArrayBaseRegClass.getRegister( in runOnMachineFunction() local
181 unsigned PReg = AMDGPU::R600_ArrayBaseRegClass.getRegister( in runOnMachineFunction() local
|
| /external/llvm/lib/Target/WebAssembly/ |
| D | WebAssemblyReplacePhysRegs.cpp | 76 for (unsigned PReg = WebAssembly::NoRegister + 1; in runOnMachineFunction() local
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/WebAssembly/ |
| D | WebAssemblyReplacePhysRegs.cpp | 79 for (unsigned PReg = WebAssembly::NoRegister + 1; in runOnMachineFunction() local
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/ |
| D | RegisterUsageInfo.cpp | 95 for (unsigned PReg = 1, PRegE = TRI->getNumRegs(); PReg < PRegE; ++PReg) { in print() local
|
| D | RegUsageInfoCollector.cpp | 155 for (unsigned PReg = 1, PRegE = TRI->getNumRegs(); PReg < PRegE; ++PReg) { in runOnMachineFunction() local
|
| D | RegAllocPBQP.cpp | 614 unsigned PReg = RawPRegOrder[I]; in initializeGraph() local
725 unsigned PReg = G.getNodeMetadata(NId).getAllowedRegs()[AllocOption - 1]; in mapPBQPToRegAlloc() local
753 unsigned PReg = MRI.getSimpleHint(LI.reg); in finalizeAlloc() local
|
| D | CallingConvLower.cpp | 252 for (MCPhysReg PReg : RemainingRegs) { in analyzeMustTailForwardedRegisters() local
|
| D | MachineFunction.cpp | 611 unsigned MachineFunction::addLiveIn(unsigned PReg, in addLiveIn()
|
| /external/llvm/lib/Target/Hexagon/ |
| D | HexagonBlockRanges.cpp | 272 unsigned PReg = *RC.begin(); in expandToSubRegs() local
|
| D | HexagonBitTracker.cpp | 1130 unsigned HexagonEvaluator::getNextPhysReg(unsigned PReg, unsigned Width) const { in getNextPhysReg()
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Hexagon/ |
| D | HexagonBlockRanges.cpp | 280 unsigned PReg = *RC.begin(); in expandToSubRegs() local
|
| D | HexagonBitTracker.cpp | 1247 unsigned HexagonEvaluator::getNextPhysReg(unsigned PReg, unsigned Width) const { in getNextPhysReg()
|
| D | HexagonInstrInfo.cpp | 1261 Register PReg = Op1.getReg(); in expandPostRAPseudo() local
1295 Register PReg = Op1.getReg(); in expandPostRAPseudo() local
|
| /external/llvm/include/llvm/CodeGen/ |
| D | CallingConvLower.h | 169 MCPhysReg PReg; member
|
| /external/swiftshader/third_party/llvm-10.0/llvm/include/llvm/CodeGen/ |
| D | CallingConvLower.h | 171 MCPhysReg PReg; member
|
| /external/llvm/lib/Target/X86/ |
| D | X86FrameLowering.cpp | 2448 unsigned ScratchReg, SPReg, PReg, SPLimitOffset; in adjustForHiPEPrologue() local
|
| /external/llvm/lib/Target/ARM/ |
| D | ARMLoadStoreOptimizer.cpp | 969 unsigned PReg = PMO.getReg(); in FormCandidates() local
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/ARM/ |
| D | ARMLoadStoreOptimizer.cpp | 1013 Register PReg = PMO.getReg(); in FormCandidates() local
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/X86/ |
| D | X86FrameLowering.cpp | 2666 unsigned ScratchReg, SPReg, PReg, SPLimitOffset; in adjustForHiPEPrologue() local
|
| /external/llvm/lib/Target/Mips/ |
| D | MipsISelLowering.cpp | 931 addLiveIn(MachineFunction &MF, unsigned PReg, const TargetRegisterClass *RC) in addLiveIn()
|