/external/swiftshader/third_party/subzero/src/ |
D | IceRegistersMIPS32.h | 68 static inline GPRRegister getEncodedGPR(RegNumT RegNum) { in getEncodedGPR() 74 static inline bool isGPRReg(RegNumT RegNum) { in isGPRReg() 82 static inline FPRRegister getEncodedFPR(RegNumT RegNum) { in getEncodedFPR() 88 static inline bool isFPRReg(RegNumT RegNum) { in isFPRReg() 93 static inline FPRRegister getEncodedFPR64(RegNumT RegNum) { in getEncodedFPR64() 99 static inline bool isFPR64Reg(RegNumT RegNum) { in isFPR64Reg() 106 static inline RegNumT get64PairFirstRegNum(RegNumT RegNum) { in get64PairFirstRegNum() 109 if (unsigned(RegNum) >= Reg_F64PAIR_First && in get64PairFirstRegNum() local 113 if (unsigned(RegNum) >= Reg_I64PAIR_First && unsigned(RegNum) <= Reg_T8T9) in get64PairFirstRegNum() local 119 static inline RegNumT get64PairSecondRegNum(RegNumT RegNum) { in get64PairSecondRegNum() [all …]
|
D | IceRegistersARM32.h | 105 static inline void assertValidRegNum(RegNumT RegNum) { in assertValidRegNum() 110 static inline bool isGPRegister(RegNumT RegNum) { in isGPRegister() 125 static inline GPRRegister getEncodedGPR(RegNumT RegNum) { in getEncodedGPR() 140 static inline bool isGPR(RegNumT RegNum) { in isGPR() 145 static inline GPRRegister getI64PairFirstGPRNum(RegNumT RegNum) { in getI64PairFirstGPRNum() 150 static inline GPRRegister getI64PairSecondGPRNum(RegNumT RegNum) { in getI64PairSecondGPRNum() 155 static inline bool isI64RegisterPair(RegNumT RegNum) { in isI64RegisterPair() 160 static inline bool isEncodedSReg(RegNumT RegNum) { in isEncodedSReg() 175 static inline SRegister getEncodedSReg(RegNumT RegNum) { in getEncodedSReg() 180 static inline bool isEncodedDReg(RegNumT RegNum) { in isEncodedDReg() [all …]
|
D | IceRegAlloc.cpp | 434 const RegNumT RegNum = *RegNumBVIter(Iter.RegMask).begin(); in addSpillFill() local 621 const auto RegNum = Cur->getRegNum(); in allocatePrecoloredRegister() local 648 const RegNumT RegNum = in allocateFreeRegister() local 741 const auto RegNum = Item->getRegNumTmp(); in handleNoFreeRegisters() local 786 const auto RegNum = Item->getRegNumTmp(); in assignFinalRegisters() local 891 const RegNumT RegNum = Item->getRegNumTmp(); in scan() local
|
D | IceRegistersX8632.h | 95 static inline const char *getRegName(RegNumT RegNum) { in getRegName() 108 static inline GPRRegister getEncodedGPR(RegNumT RegNum) { in getEncodedGPR() 122 static inline ByteRegister getEncodedByteReg(RegNumT RegNum) { in getEncodedByteReg() 136 static inline bool isXmm(RegNumT RegNum) { in isXmm() 148 static inline XmmRegister getEncodedXmm(RegNumT RegNum) { in getEncodedXmm() 162 static inline uint32_t getEncoding(RegNumT RegNum) { in getEncoding() 175 static inline RegNumT getBaseReg(RegNumT RegNum) { in getBaseReg() 205 static inline RegNumT getGprForType(Type Ty, RegNumT RegNum) { in getGprForType()
|
D | IceRegistersX8664.h | 80 static inline const char *getRegName(RegNumT RegNum) { in getRegName() 93 static inline GPRRegister getEncodedGPR(RegNumT RegNum) { in getEncodedGPR() 107 static inline ByteRegister getEncodedByteReg(RegNumT RegNum) { in getEncodedByteReg() 121 static inline bool isXmm(RegNumT RegNum) { in isXmm() 133 static inline XmmRegister getEncodedXmm(RegNumT RegNum) { in getEncodedXmm() 147 static inline uint32_t getEncoding(RegNumT RegNum) { in getEncoding() 160 static inline RegNumT getBaseReg(RegNumT RegNum) { in getBaseReg() 191 static inline RegNumT getGprForType(Type Ty, RegNumT RegNum) { in getGprForType()
|
D | IceTargetLoweringX8664.cpp | 778 Variable *TargetX8664::getPhysicalRegister(RegNumT RegNum, Type Ty) { in getPhysicalRegister() 800 const char *TargetX8664::getRegName(RegNumT RegNum, Type Ty) const { in getRegName() 934 for (RegNumT RegNum : RegNumBVIter(Pushed)) { in addProlog() local 1178 const auto RegNum = RegNumT::fromInt(i); in addEpilog() local 1189 const auto RegNum = RegNumT::fromInt(i); in addEpilog() local 1286 RegNumT RegNum; in lowerArguments() local 6401 Variable *TargetX8664::makeZeroedRegister(Type Ty, RegNumT RegNum) { in makeZeroedRegister() 6434 Variable *TargetX8664::makeVectorOfZeros(Type Ty, RegNumT RegNum) { in makeVectorOfZeros() 6438 Variable *TargetX8664::makeVectorOfMinusOnes(Type Ty, RegNumT RegNum) { in makeVectorOfMinusOnes() 6453 Variable *TargetX8664::makeVectorOfOnes(Type Ty, RegNumT RegNum) { in makeVectorOfOnes() [all …]
|
D | IceTargetLoweringX8632.cpp | 768 Variable *TargetX8632::getPhysicalRegister(RegNumT RegNum, Type Ty) { in getPhysicalRegister() 790 const char *TargetX8632::getRegName(RegNumT RegNum, Type Ty) const { in getRegName() 922 for (RegNumT RegNum : RegNumBVIter(Pushed)) { in addProlog() local 1196 const auto RegNum = RegNumT::fromInt(i); in addEpilog() local 1207 const auto RegNum = RegNumT::fromInt(i); in addEpilog() local 1370 RegNumT RegNum; in lowerArguments() local 7139 Variable *TargetX8632::makeZeroedRegister(Type Ty, RegNumT RegNum) { in makeZeroedRegister() 7172 Variable *TargetX8632::makeVectorOfZeros(Type Ty, RegNumT RegNum) { in makeVectorOfZeros() 7176 Variable *TargetX8632::makeVectorOfMinusOnes(Type Ty, RegNumT RegNum) { in makeVectorOfMinusOnes() 7191 Variable *TargetX8632::makeVectorOfOnes(Type Ty, RegNumT RegNum) { in makeVectorOfOnes() [all …]
|
D | IceTargetLoweringMIPS32.cpp | 236 RegNumT RegNum; in getCallStackArgumentsSizeBytes() local 1016 const char *RegMIPS32::getRegName(RegNumT RegNum) { in getRegName() 1021 const char *TargetMIPS32::getRegName(RegNumT RegNum, Type Ty) const { in getRegName() 1026 Variable *TargetMIPS32::getPhysicalRegister(RegNumT RegNum, Type Ty) { in getPhysicalRegister() 1055 Variable *TargetMIPS32::legalizeToReg(Operand *From, RegNumT RegNum) { in legalizeToReg() 1060 Operand *TargetMIPS32::legalizeUndef(Operand *From, RegNumT RegNum) { in legalizeUndef() 1090 Variable *TargetMIPS32::makeReg(Type Type, RegNumT RegNum) { in makeReg() 1334 RegNumT RegNum; in lowerArguments() local 1953 const RegNumT RegNum = SrcR->getRegNum(); in legalizeMov() local 2003 const RegNumT RegNum = Dest->getRegNum(); in legalizeMov() local [all …]
|
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/PowerPC/ |
D | PPCCallingConv.cpp | 42 unsigned RegNum = State.getFirstUnallocated(ArgRegs); in CC_PPC32_SVR4_Custom_AlignArgRegs() local 67 unsigned RegNum = State.getFirstUnallocated(ArgRegs); in CC_PPC32_SVR4_Custom_SkipLastArgRegsPPCF128() local 93 unsigned RegNum = State.getFirstUnallocated(ArgRegs); in CC_PPC32_SVR4_Custom_AlignFPArgRegs() local
|
/external/llvm/lib/MC/ |
D | MCRegisterInfo.cpp | 61 int MCRegisterInfo::getDwarfRegNum(unsigned RegNum, bool isEH) const { in getDwarfRegNum() 72 int MCRegisterInfo::getLLVMRegNum(unsigned RegNum, bool isEH) const { in getLLVMRegNum()
|
/external/swiftshader/third_party/llvm-10.0/llvm/lib/MC/ |
D | MCRegisterInfo.cpp | 68 int MCRegisterInfo::getDwarfRegNum(MCRegister RegNum, bool isEH) const { in getDwarfRegNum() 81 Optional<unsigned> MCRegisterInfo::getLLVMRegNum(unsigned RegNum, in getLLVMRegNum()
|
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AVR/AsmParser/ |
D | AVRAsmParser.cpp | 205 static std::unique_ptr<AVROperand> CreateReg(unsigned RegNum, SMLoc S, in CreateReg() 216 CreateMemri(unsigned RegNum, const MCExpr *Val, SMLoc S, SMLoc E) { in CreateMemri() 337 int RegNum = matchFn(Name); in parseRegisterName() local 354 int RegNum = parseRegisterName(&MatchRegisterName); in parseRegisterName() local 363 int RegNum = AVR::NoRegister; in parseRegister() local 703 int64_t RegNum = Const->getValue(); in validateTargetOperandClass() local
|
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/MSP430/AsmParser/ |
D | MSP430AsmParser.cpp | 197 static std::unique_ptr<MSP430Operand> CreateReg(unsigned RegNum, SMLoc S, in CreateReg() 207 static std::unique_ptr<MSP430Operand> CreateMem(unsigned RegNum, in CreateMem() 213 static std::unique_ptr<MSP430Operand> CreateIndReg(unsigned RegNum, SMLoc S, in CreateIndReg() 218 static std::unique_ptr<MSP430Operand> CreatePostIndReg(unsigned RegNum, SMLoc S, in CreatePostIndReg()
|
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AVR/MCTargetDesc/ |
D | AVRInstPrinter.cpp | 89 const char *AVRInstPrinter::getPrettyRegisterName(unsigned RegNum, in getPrettyRegisterName()
|
/external/swiftshader/third_party/llvm-10.0/llvm/include/llvm/CodeGen/GlobalISel/ |
D | InstructionSelectorImpl.h | 829 int64_t RegNum = MatchTable[CurrentIdx++]; in executeMatchTable() local 840 int64_t RegNum = MatchTable[CurrentIdx++]; in executeMatchTable() local 851 int64_t RegNum = MatchTable[CurrentIdx++]; in executeMatchTable() local
|
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AArch64/AsmParser/ |
D | AArch64AsmParser.cpp | 311 unsigned RegNum; member 337 unsigned RegNum; member 1814 CreateReg(unsigned RegNum, RegKind Kind, SMLoc S, SMLoc E, MCContext &Ctx, in CreateReg() 1833 CreateVectorReg(unsigned RegNum, RegKind Kind, unsigned ElementWidth, in CreateVectorReg() 1848 CreateVectorList(unsigned RegNum, unsigned Count, unsigned NumElements, in CreateVectorList() 2255 unsigned RegNum = 0; in matchRegisterNameAlias() local 2271 if (auto RegNum = StringSwitch<unsigned>(Name.lower()) in matchRegisterNameAlias() local 2297 AArch64AsmParser::tryParseScalarRegister(unsigned &RegNum) { in tryParseScalarRegister() 3146 unsigned RegNum = matchRegisterNameAlias(Head, MatchKind); in tryParseVectorRegister() local 3171 unsigned RegNum; in tryParseSVEPredicateVector() local [all …]
|
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Hexagon/AsmParser/ |
D | HexagonAsmParser.cpp | 205 unsigned RegNum; member 1767 unsigned int RegNum = RI->getEncodingValue(Rs.getReg()); in processInstruction() local 1784 unsigned int RegNum = RI->getEncodingValue(Rs.getReg()); in processInstruction() local 1801 unsigned int RegNum = RI->getEncodingValue(Rt.getReg()); in processInstruction() local 1821 unsigned int RegNum = RI->getEncodingValue(Rt.getReg()); in processInstruction() local 1844 unsigned int RegNum = RI->getEncodingValue(Rt.getReg()); in processInstruction() local
|
/external/llvm/lib/Target/Lanai/AsmParser/ |
D | LanaiAsmParser.cpp | 106 unsigned RegNum; member 675 unsigned RegNum; in parseRegister() local 689 bool LanaiAsmParser::ParseRegister(unsigned &RegNum, SMLoc &StartLoc, in ParseRegister()
|
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Lanai/AsmParser/ |
D | LanaiAsmParser.cpp | 121 unsigned RegNum; member 694 unsigned RegNum; in parseRegister() local 708 bool LanaiAsmParser::ParseRegister(unsigned &RegNum, SMLoc &StartLoc, in ParseRegister()
|
/external/llvm/lib/Target/AArch64/AsmParser/ |
D | AArch64AsmParser.cpp | 178 unsigned RegNum; member 183 unsigned RegNum; member 1626 CreateReg(unsigned RegNum, bool isVector, SMLoc S, SMLoc E, MCContext &Ctx) { in CreateReg() 1636 CreateVectorList(unsigned RegNum, unsigned Count, unsigned NumElements, in CreateVectorList() 1944 unsigned RegNum = isVector ? matchVectorRegName(Name) in matchRegisterNameAlias() local 1970 unsigned RegNum = matchRegisterNameAlias(lowerCase, false); in tryParseRegister() local 2001 unsigned RegNum = matchRegisterNameAlias(Head, true); in tryMatchVectorRegister() local 3078 unsigned RegNum = matchRegisterNameAlias(Tok.getString().lower(), false); in tryParseGPR64sp0Operand() local 4432 unsigned RegNum = tryParseRegister(); in parseDirectiveReq() local
|
/external/llvm/lib/Target/Hexagon/AsmParser/ |
D | HexagonAsmParser.cpp | 184 unsigned RegNum; member 1996 unsigned int RegNum = RI->getEncodingValue(Rs.getReg()); in processInstruction() local 2015 unsigned int RegNum = RI->getEncodingValue(Rs.getReg()); in processInstruction() local 2034 unsigned int RegNum = RI->getEncodingValue(Rt.getReg()); in processInstruction() local 2056 unsigned int RegNum = RI->getEncodingValue(Rt.getReg()); in processInstruction() local 2081 unsigned int RegNum = RI->getEncodingValue(Rt.getReg()); in processInstruction() local
|
/external/llvm/lib/Target/Sparc/AsmParser/ |
D | SparcAsmParser.cpp | 202 unsigned RegNum; member 350 static std::unique_ptr<SparcOperand> CreateReg(unsigned RegNum, unsigned Kind, in CreateReg()
|
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AMDGPU/Utils/ |
D | AMDGPUPALMetadata.cpp | 263 static const char *getRegisterName(unsigned RegNum) { in getRegisterName()
|
/external/llvm/lib/CodeGen/ |
D | StackMaps.cpp | 79 int RegNum = TRI->getDwarfRegNum(Reg, false); in getDwarfRegNum() local
|
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Sparc/AsmParser/ |
D | SparcAsmParser.cpp | 231 unsigned RegNum; member 387 static std::unique_ptr<SparcOperand> CreateReg(unsigned RegNum, unsigned Kind, in CreateReg()
|