| /external/llvm/lib/CodeGen/ |
| D | CallingConvLower.cpp | 241 for (MVT RegVT : RegParmTypes) { in analyzeMustTailForwardedRegisters() local
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/ |
| D | CallingConvLower.cpp | 247 for (MVT RegVT : RegParmTypes) { in analyzeMustTailForwardedRegisters() local
|
| /external/llvm/lib/Target/BPF/ |
| D | BPFISelLowering.cpp | 174 EVT RegVT = VA.getLocVT(); in LowerFormalArguments() local
|
| /external/swiftshader/third_party/llvm-10.0/llvm/include/llvm/CodeGen/ |
| D | SwitchLoweringUtils.h | 208 MVT RegVT; member
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/BPF/ |
| D | BPFISelLowering.cpp | 229 EVT RegVT = VA.getLocVT(); in LowerFormalArguments() local
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AVR/ |
| D | AVRISelLowering.cpp | 1070 EVT RegVT = VA.getLocVT(); in LowerFormalArguments() local 1199 EVT RegVT = VA.getLocVT(); in LowerCall() local
|
| /external/llvm/lib/CodeGen/SelectionDAG/ |
| D | TargetLowering.cpp | 3207 EVT RegVT = Value.getValueType(); in scalarizeVectorStore() local 3275 MVT RegVT = getRegisterType(*DAG.getContext(), intVT); in expandUnalignedLoad() local 3432 MVT RegVT = in expandUnalignedStore() local
|
| D | SelectionDAGBuilder.h | 297 MVT RegVT; member
|
| D | SelectionDAGBuilder.cpp | 6486 MVT RegVT = *PhysReg.second->vt_begin(); in GetRegistersForValue() local 6506 MVT RegVT; in GetRegistersForValue() local 6902 MVT RegVT = AsmNodeOperands[CurOp+1].getSimpleValueType(); in visitInlineAsm() local 7972 MVT RegVT = TLI->getRegisterType(*CurDAG->getContext(), VT); in LowerArguments() local
|
| D | LegalizeIntegerTypes.cpp | 822 MVT RegVT = TLI.getRegisterType(*DAG.getContext(), VT); in PromoteIntRes_VAARG() local
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/ARC/ |
| D | ARCISelLowering.cpp | 485 EVT RegVT = VA.getLocVT(); in LowerCallArguments() local
|
| /external/llvm/lib/Target/MSP430/ |
| D | MSP430ISelLowering.cpp | 436 EVT RegVT = VA.getLocVT(); in LowerCCCArguments() local
|
| /external/llvm/lib/Target/Lanai/ |
| D | LanaiISelLowering.cpp | 444 EVT RegVT = VA.getLocVT(); in LowerCCCArguments() local
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Lanai/ |
| D | LanaiISelLowering.cpp | 460 EVT RegVT = VA.getLocVT(); in LowerCCCArguments() local
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/MSP430/ |
| D | MSP430ISelLowering.cpp | 643 EVT RegVT = VA.getLocVT(); in LowerCCCArguments() local
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/XCore/ |
| D | XCoreISelLowering.cpp | 1302 EVT RegVT = VA.getLocVT(); in LowerCCCArguments() local
|
| /external/llvm/lib/Target/XCore/ |
| D | XCoreISelLowering.cpp | 1312 EVT RegVT = VA.getLocVT(); in LowerCCCArguments() local
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/PowerPC/ |
| D | PPCISelDAGToDAG.cpp | 639 EVT RegVT = ST->getValue().getValueType(); in tryTLSXFormStore() local 682 EVT RegVT = LD->getValueType(0); in tryTLSXFormLoad() local
|
| D | PPCISelLowering.cpp | 5301 const MVT RegVT = Subtarget.isPPC64() ? MVT::i64 : MVT::i32; in prepareDescriptorIndirectCall() local 5353 const MVT RegVT = IsPPC64 ? MVT::i64 : MVT::i32; in buildCallOperands() local 6901 MVT RegVT = IsPPC64 ? MVT::i64 : MVT::i32; in CC_AIX() local 6928 MVT RegVT = IsPPC64 ? MVT::i64 : MVT::i32; in CC_AIX() local
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/SelectionDAG/ |
| D | TargetLowering.cpp | 6609 EVT RegVT = Value.getValueType(); in scalarizeVectorStore() local 6707 MVT RegVT = getRegisterType(*DAG.getContext(), intVT); in expandUnalignedLoad() local 6857 MVT RegVT = getRegisterType( in expandUnalignedStore() local
|
| D | SelectionDAGBuilder.cpp | 7970 const MVT RegVT = *TRI.legalclasstypes_begin(*RC); in GetRegistersForValue() local 8318 MVT RegVT = AsmNodeOperands[CurOp+1].getSimpleValueType(); in visitInlineAsm() local 9818 MVT RegVT = TLI->getRegisterType(*CurDAG->getContext(), VT); in LowerArguments() local
|
| /external/llvm/lib/Target/Hexagon/ |
| D | HexagonISelLowering.cpp | 1104 EVT RegVT = VA.getLocVT(); in LowerFormalArguments() local
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Hexagon/ |
| D | HexagonISelLowering.cpp | 788 MVT RegVT = VA.getLocVT(); in LowerFormalArguments() local
|
| /external/llvm/lib/Target/Mips/ |
| D | MipsISelLowering.cpp | 3080 MVT RegVT = VA.getLocVT(); in LowerFormalArguments() local
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Mips/ |
| D | MipsISelLowering.cpp | 3650 MVT RegVT = VA.getLocVT(); in LowerFormalArguments() local
|