| /external/capstone/arch/ARM/ |
| D | ARMDisassembler.c | 1684 unsigned Rt2 = Rt + 1; in DecodeAddrMode3Instruction() local
4884 unsigned Rt2 = fieldFromInstruction_4(Insn, 16, 4); in DecodeVMOVSRR() local
4911 unsigned Rt2 = fieldFromInstruction_4(Insn, 16, 4); in DecodeVMOVRRS() local
4959 unsigned Rt2 = fieldFromInstruction_4(Insn, 8, 4); in DecodeT2LDRDPreInstruction() local
4996 unsigned Rt2 = fieldFromInstruction_4(Insn, 8, 4); in DecodeT2STRDPreInstruction() local
5061 unsigned Rt2 = fieldFromInstruction_4(Insn, 0, 4); in DecodeSwap() local
5185 unsigned Rt2 = fieldFromInstruction_4(Val, 16, 4); in DecodeMRRC2() local
|
| /external/llvm/lib/Target/ARM/Disassembler/ |
| D | ARMDisassembler.cpp | 1633 unsigned Rt2 = Rt + 1; in DecodeAddrMode3Instruction() local
4931 unsigned Rt2 = fieldFromInstruction(Insn, 16, 4); in DecodeVMOVSRR() local
4957 unsigned Rt2 = fieldFromInstruction(Insn, 16, 4); in DecodeVMOVRRS() local
5004 unsigned Rt2 = fieldFromInstruction(Insn, 8, 4); in DecodeT2LDRDPreInstruction() local
5041 unsigned Rt2 = fieldFromInstruction(Insn, 8, 4); in DecodeT2STRDPreInstruction() local
5099 unsigned Rt2 = fieldFromInstruction(Insn, 0, 4); in DecodeSwap() local
5277 unsigned Rt2 = fieldFromInstruction(Val, 16, 4); in DecoderForMRRC2AndMCRR2() local
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/ARM/Disassembler/ |
| D | ARMDisassembler.cpp | 1985 unsigned Rt2 = Rt + 1; in DecodeAddrMode3Instruction() local
5448 unsigned Rt2 = fieldFromInstruction(Insn, 16, 4); in DecodeVMOVSRR() local
5474 unsigned Rt2 = fieldFromInstruction(Insn, 16, 4); in DecodeVMOVRRS() local
5531 unsigned Rt2 = fieldFromInstruction(Insn, 8, 4); in DecodeT2LDRDPreInstruction() local
5568 unsigned Rt2 = fieldFromInstruction(Insn, 8, 4); in DecodeT2STRDPreInstruction() local
5637 unsigned Rt2 = fieldFromInstruction(Insn, 0, 4); in DecodeSwap() local
5847 unsigned Rt2 = fieldFromInstruction(Val, 16, 4); in DecoderForMRRC2AndMCRR2() local
6423 unsigned Rt2 = fieldFromInstruction(Insn, 16, 4); in DecodeMVEVMOVQtoDReg() local
6446 unsigned Rt2 = fieldFromInstruction(Insn, 16, 4); in DecodeMVEVMOVDRegtoQ() local
|
| /external/capstone/arch/AArch64/ |
| D | AArch64Disassembler.c | 1187 unsigned Rt2 = fieldFromInstruction(insn, 10, 5); in DecodeExclusiveLdStInstruction() local
1263 unsigned Rt2 = fieldFromInstruction(insn, 10, 5); in DecodePairLdStInstruction() local
|
| /external/llvm/lib/Target/AArch64/Disassembler/ |
| D | AArch64Disassembler.cpp | 1086 unsigned Rt2 = fieldFromInstruction(insn, 10, 5); in DecodeExclusiveLdStInstruction() local
1169 unsigned Rt2 = fieldFromInstruction(insn, 10, 5); in DecodePairLdStInstruction() local
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AArch64/AsmParser/ |
| D | AArch64AsmParser.cpp | 3974 unsigned Rt2 = Inst.getOperand(2).getReg(); in validateInstruction() local
3991 unsigned Rt2 = Inst.getOperand(1).getReg(); in validateInstruction() local
4004 unsigned Rt2 = Inst.getOperand(2).getReg(); in validateInstruction() local
4020 unsigned Rt2 = Inst.getOperand(2).getReg(); in validateInstruction() local
4101 unsigned Rt2 = Inst.getOperand(2).getReg(); in validateInstruction() local
|
| /external/crosvm/base/src/sys/unix/ |
| D | signal.rs | 146 Rt2, enumerator
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AArch64/Disassembler/ |
| D | AArch64Disassembler.cpp | 1292 unsigned Rt2 = fieldFromInstruction(insn, 10, 5); in DecodeExclusiveLdStInstruction() local
1375 unsigned Rt2 = fieldFromInstruction(insn, 10, 5); in DecodePairLdStInstruction() local
|
| /external/llvm/lib/Target/AArch64/AsmParser/ |
| D | AArch64AsmParser.cpp | 3450 unsigned Rt2 = Inst.getOperand(2).getReg(); in validateInstruction() local
3467 unsigned Rt2 = Inst.getOperand(1).getReg(); in validateInstruction() local
3480 unsigned Rt2 = Inst.getOperand(2).getReg(); in validateInstruction() local
3496 unsigned Rt2 = Inst.getOperand(2).getReg(); in validateInstruction() local
|
| /external/llvm/lib/Target/ARM/AsmParser/ |
| D | ARMAsmParser.cpp | 6042 unsigned Rt2 = MRI->getEncodingValue(Reg2); in ParseInstruction() local
6239 const unsigned Rt2 = MRI->getEncodingValue(Inst.getOperand(1).getReg()); in validateInstruction() local
6261 unsigned Rt2 = MRI->getEncodingValue(Inst.getOperand(1).getReg()); in validateInstruction() local
6278 unsigned Rt2 = MRI->getEncodingValue(Inst.getOperand(1).getReg()); in validateInstruction() local
6288 unsigned Rt2 = MRI->getEncodingValue(Inst.getOperand(2).getReg()); in validateInstruction() local
|
| /external/swiftshader/third_party/subzero/src/ |
| D | IceAssemblerARM32.cpp | 3097 IValueT Rt2 = encodeGPRegister(OpRt2, "Rt", Vmovdrr); in vmovdrr() local
3148 IValueT Rt2 = encodeGPRegister(OpRt2, "Rt", Vmovrrd); in vmovrrd() local
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/ARM/AsmParser/ |
| D | ARMAsmParser.cpp | 7135 unsigned Rt2 = MRI->getEncodingValue(Reg2); in ParseInstruction() local
7256 unsigned Rt2 = MRI->getEncodingValue(Inst.getOperand(RtIndex + 1).getReg()); in validateLDRDSTRD() local
|
| /external/clang/lib/CodeGen/ |
| D | CGBuiltin.cpp | 4042 Value *Rt2 = Builder.CreateLShr(RtAndRt2, C1); in EmitARMBuiltinExpr() local
|