Home
last modified time | relevance | path

Searched defs:instr (Results 1 – 25 of 43) sorted by relevance

12

/art/compiler/optimizing/
Dscheduler_arm64.cc26 void SchedulingLatencyVisitorARM64::VisitBinaryOperation(HBinaryOperation* instr) { in VisitBinaryOperation()
82 void SchedulingLatencyVisitorARM64::VisitDiv(HDiv* instr) { in VisitDiv()
135 void SchedulingLatencyVisitorARM64::VisitMul(HMul* instr) { in VisitMul()
196 void SchedulingLatencyVisitorARM64::VisitTypeConversion(HTypeConversion* instr) { in VisitTypeConversion()
205 void SchedulingLatencyVisitorARM64::HandleSimpleArithmeticSIMD(HVecOperation *instr) { in HandleSimpleArithmeticSIMD()
218 void SchedulingLatencyVisitorARM64::VisitVecExtractScalar(HVecExtractScalar* instr) { in VisitVecExtractScalar()
222 void SchedulingLatencyVisitorARM64::VisitVecReduce(HVecReduce* instr) { in VisitVecReduce()
230 void SchedulingLatencyVisitorARM64::VisitVecNeg(HVecNeg* instr) { in VisitVecNeg()
234 void SchedulingLatencyVisitorARM64::VisitVecAbs(HVecAbs* instr) { in VisitVecAbs()
238 void SchedulingLatencyVisitorARM64::VisitVecNot(HVecNot* instr) { in VisitVecNot()
[all …]
Dcommon_arm.h88 inline vixl::aarch32::SRegister OutputSRegister(HInstruction* instr) { in OutputSRegister()
94 inline vixl::aarch32::DRegister OutputDRegister(HInstruction* instr) { in OutputDRegister()
100 inline vixl::aarch32::VRegister OutputVRegister(HInstruction* instr) { in OutputVRegister()
109 inline vixl::aarch32::SRegister InputSRegisterAt(HInstruction* instr, int input_index) { in InputSRegisterAt()
115 inline vixl::aarch32::DRegister InputDRegisterAt(HInstruction* instr, int input_index) { in InputDRegisterAt()
121 inline vixl::aarch32::VRegister InputVRegisterAt(HInstruction* instr, int input_index) { in InputVRegisterAt()
131 inline vixl::aarch32::VRegister InputVRegister(HInstruction* instr) { in InputVRegister()
136 inline vixl::aarch32::Register OutputRegister(HInstruction* instr) { in OutputRegister()
140 inline vixl::aarch32::Register InputRegisterAt(HInstruction* instr, int input_index) { in InputRegisterAt()
145 inline vixl::aarch32::Register InputRegister(HInstruction* instr) { in InputRegister()
[all …]
Dreference_type_propagation.cc327 HInstruction* instr = it.Current(); in VisitBasicBlock() local
494 void ReferenceTypePropagation::RTPVisitor::SetClassAsTypeInfo(HInstruction* instr, in SetClassAsTypeInfo()
531 void ReferenceTypePropagation::RTPVisitor::VisitDeoptimize(HDeoptimize* instr) { in VisitDeoptimize()
535 void ReferenceTypePropagation::RTPVisitor::UpdateReferenceTypeInfo(HInstruction* instr, in UpdateReferenceTypeInfo()
548 void ReferenceTypePropagation::RTPVisitor::VisitNewInstance(HNewInstance* instr) { in VisitNewInstance()
553 void ReferenceTypePropagation::RTPVisitor::VisitNewArray(HNewArray* instr) { in VisitNewArray()
558 void ReferenceTypePropagation::RTPVisitor::VisitParameterValue(HParameterValue* instr) { in VisitParameterValue()
568 void ReferenceTypePropagation::RTPVisitor::UpdateFieldAccessTypeInfo(HInstruction* instr, in UpdateFieldAccessTypeInfo()
586 HPredicatedInstanceFieldGet* instr) { in VisitPredicatedInstanceFieldGet()
590 void ReferenceTypePropagation::RTPVisitor::VisitInstanceFieldGet(HInstanceFieldGet* instr) { in VisitInstanceFieldGet()
[all …]
Dscheduler_arm.cc32 void SchedulingLatencyVisitorARM::HandleBinaryOperationLantencies(HBinaryOperation* instr) { in HandleBinaryOperationLantencies()
51 void SchedulingLatencyVisitorARM::VisitAdd(HAdd* instr) { in VisitAdd()
55 void SchedulingLatencyVisitorARM::VisitSub(HSub* instr) { in VisitSub()
59 void SchedulingLatencyVisitorARM::VisitMul(HMul* instr) { in VisitMul()
75 void SchedulingLatencyVisitorARM::HandleBitwiseOperationLantencies(HBinaryOperation* instr) { in HandleBitwiseOperationLantencies()
91 void SchedulingLatencyVisitorARM::VisitAnd(HAnd* instr) { in VisitAnd()
95 void SchedulingLatencyVisitorARM::VisitOr(HOr* instr) { in VisitOr()
99 void SchedulingLatencyVisitorARM::VisitXor(HXor* instr) { in VisitXor()
103 void SchedulingLatencyVisitorARM::VisitRor(HRor* instr) { in VisitRor()
132 void SchedulingLatencyVisitorARM::HandleShiftLatencies(HBinaryOperation* instr) { in HandleShiftLatencies()
[all …]
Dcommon_arm64.h82 inline vixl::aarch64::Register OutputRegister(HInstruction* instr) { in OutputRegister()
86 inline vixl::aarch64::Register InputRegisterAt(HInstruction* instr, int input_index) { in InputRegisterAt()
126 inline vixl::aarch64::VRegister OutputFPRegister(HInstruction* instr) { in OutputFPRegister()
130 inline vixl::aarch64::VRegister InputFPRegisterAt(HInstruction* instr, int input_index) { in InputFPRegisterAt()
141 inline vixl::aarch64::CPURegister OutputCPURegister(HInstruction* instr) { in OutputCPURegister()
147 inline vixl::aarch64::CPURegister InputCPURegisterAt(HInstruction* instr, int index) { in InputCPURegisterAt()
153 inline vixl::aarch64::CPURegister InputCPURegisterOrZeroRegAt(HInstruction* instr, in InputCPURegisterOrZeroRegAt()
177 inline vixl::aarch64::Operand InputOperandAt(HInstruction* instr, int input_index) { in InputOperandAt()
255 inline bool Arm64CanEncodeConstantAsImmediate(HConstant* constant, HInstruction* instr) { in Arm64CanEncodeConstantAsImmediate()
315 HInstruction* instr) { in ARM64EncodableConstantOrRegister()
Dselect_generator_test.cc38 void ConstructBasicGraphForSelect(HInstruction* instr) { in ConstructBasicGraphForSelect()
83 HDivZeroCheck* instr = new (GetAllocator()) HDivZeroCheck(parameters_[0], 0); in TEST_F() local
96 HAdd* instr = new (GetAllocator()) HAdd(DataType::Type::kInt32, in TEST_F() local
Dcode_generator_utils.cc243 bool HasNonNegativeInputAt(HInstruction* instr, size_t i) { in HasNonNegativeInputAt()
248 bool HasNonNegativeOrMinIntInputAt(HInstruction* instr, size_t i) { in HasNonNegativeOrMinIntInputAt()
Dinstruction_simplifier_shared.h42 inline bool HasShifterOperand(HInstruction* instr, InstructionSet isa) { in HasShifterOperand()
Dselect_generator.cc110 HInstruction* instr = true_block->GetFirstInstruction(); in TryGenerateSelectSimpleDiamondPattern() local
115 HInstruction* instr = false_block->GetFirstInstruction(); in TryGenerateSelectSimpleDiamondPattern() local
Dgraph_visualizer.h69 void AddInstructionInterval(HInstruction* instr, size_t start, size_t end) { in AddInstructionInterval()
Dscheduler.h160 SchedulingNode(HInstruction* instr, ScopedArenaAllocator* allocator, bool is_scheduling_barrier) in SchedulingNode()
341 SchedulingNode* GetNode(const HInstruction* instr) const { in GetNode()
Dscheduler_arm64.h164 bool IsSchedulingBarrier(const HInstruction* instr) const override { in IsSchedulingBarrier()
Dsuperblock_cloner.cc42 static bool IsUsedOutsideRegion(const HInstruction* instr, const HBasicBlockSet& bb_set) { in IsUsedOutsideRegion()
574 HInstruction* instr = it.Current(); in CollectLiveOutsAndCheckClonable() local
583 HInstruction* instr = it.Current(); in CollectLiveOutsAndCheckClonable() local
Dgraph_test.cc40 HInstruction* instr = graph->GetIntConstant(4); in CreateIfBlock() local
/art/disassembler/
Ddisassembler_arm64.cc46 void CustomDisassembler::AppendRegisterNameToOutput(const Instruction* instr, in AppendRegisterNameToOutput()
63 void CustomDisassembler::Visit(vixl::aarch64::Metadata* metadata, const Instruction* instr) { in Visit()
90 void CustomDisassembler::VisitLoadLiteralInstr(const Instruction* instr) { in VisitLoadLiteralInstr()
128 void CustomDisassembler::VisitLoadStoreUnsignedOffsetInstr(const Instruction* instr) { in VisitLoadStoreUnsignedOffsetInstr()
134 void CustomDisassembler::VisitUnconditionalBranchInstr(const Instruction* instr) { in VisitUnconditionalBranchInstr()
150 void CustomDisassembler::AppendThreadOfsetName(const vixl::aarch64::Instruction* instr) { in AppendThreadOfsetName()
158 const Instruction* instr = reinterpret_cast<const Instruction*>(begin); in Dump() local
Ddisassembler_x86.cc174 RegFile dst_reg_file, const uint8_t** instr, in DumpAddress()
257 size_t DisassemblerX86::DumpNops(std::ostream& os, const uint8_t* instr) { in DumpNops()
283 size_t DisassemblerX86::DumpInstruction(std::ostream& os, const uint8_t* instr) { in DumpInstruction()
/art/runtime/interpreter/mterp/
Dnterp_impl.cc36 instrumentation::Instrumentation* instr = runtime->GetInstrumentation(); in CanRuntimeUseNterp() local
/art/runtime/
Dinstrumentation_test.cc192 instrumentation::Instrumentation* instr = Runtime::Current()->GetInstrumentation(); in CheckConfigureStubs() local
219 instrumentation::Instrumentation* instr = Runtime::Current()->GetInstrumentation(); in TestEvent() local
346 static bool HasEventListener(const instrumentation::Instrumentation* instr, uint32_t event_type) in HasEventListener()
375 static void ReportEvent(const instrumentation::Instrumentation* instr, in ReportEvent()
468 instrumentation::Instrumentation* instr = Runtime::Current()->GetInstrumentation(); in TEST_F() local
615 instrumentation::Instrumentation* instr = runtime->GetInstrumentation(); in TEST_F() local
646 instrumentation::Instrumentation* instr = runtime->GetInstrumentation(); in TEST_F() local
665 instrumentation::Instrumentation* instr = runtime->GetInstrumentation(); in TEST_F() local
713 instrumentation::Instrumentation* instr = runtime->GetInstrumentation(); in TEST_F() local
732 instrumentation::Instrumentation* instr = runtime->GetInstrumentation(); in TEST_F() local
Dcommon_throws.cc461 static bool IsValidImplicitCheck(uintptr_t addr, const Instruction& instr) in IsValidImplicitCheck()
549 const Instruction& instr = accessor.InstructionAt(throw_dex_pc); in ThrowNullPointerExceptionFromDexPC() local
Dquick_exception_handler.cc181 instrumentation::Instrumentation* instr = Runtime::Current()->GetInstrumentation(); in FindCatch() local
/art/runtime/entrypoints/quick/
Dquick_thread_entrypoints.cc26 instrumentation::Instrumentation* instr = Runtime::Current()->GetInstrumentation(); in artDeoptimizeIfNeeded() local
Dquick_trampoline_entrypoints.cc732 instrumentation::Instrumentation* instr = Runtime::Current()->GetInstrumentation(); in artQuickToInterpreterBridge() local
858 instrumentation::Instrumentation* instr = Runtime::Current()->GetInstrumentation(); in artQuickProxyInvokeHandler() local
1145 const Instruction& instr = accessor.InstructionAt(dex_pc); in artQuickResolutionTrampoline() local
2004 instrumentation::Instrumentation* instr = Runtime::Current()->GetInstrumentation(); in artQuickGenericJniTrampoline() local
2104 const Instruction& instr = accessor.InstructionAt(dex_pc); in artInvokeCommon() local
2217 const Instruction& instr = caller_method->DexInstructions().InstructionAt(dex_pc); in artInvokeInterfaceTrampoline() local
2508 instrumentation::Instrumentation* instr = Runtime::Current()->GetInstrumentation(); in artJniMethodEntryHook() local
2515 instrumentation::Instrumentation* instr = Runtime::Current()->GetInstrumentation(); in artMethodEntryHook() local
2542 instrumentation::Instrumentation* instr = Runtime::Current()->GetInstrumentation(); in artMethodExitHook() local
/art/runtime/arch/arm/
Dfault_handler_arm.cc42 uint16_t instr = pc[0] | pc[1] << 8; in GetInstructionSize() local
/art/runtime/interpreter/
Dinterpreter.cc445 static int16_t GetReceiverRegisterForStringInit(const Instruction* instr) { in GetReceiverRegisterForStringInit()
486 const Instruction* instr = &accessor.InstructionAt(dex_pc); in EnterInterpreterFromDeoptimize() local
/art/runtime/entrypoints/
Dentrypoint_utils-inl.h502 static inline bool IsStringInit(const Instruction& instr, ArtMethod* caller) in IsStringInit()

12