Searched defs:rev16 (Results 1 – 6 of 6) sorted by relevance
| /external/vixl/test/aarch64/ |
| D | test-trace-aarch64.cc | 276 __ rev16(w20, w21); in GenerateTestSequenceBase() local
277 __ rev16(x22, x23); in GenerateTestSequenceBase() local
1328 __ rev16(v31.V16B(), v27.V16B()); in GenerateTestSequenceNEON() local
1329 __ rev16(v12.V8B(), v26.V8B()); in GenerateTestSequenceNEON() local
|
| /external/vixl/src/aarch64/ |
| D | assembler-aarch64.cc | 1016 void Assembler::rev16(const Register& rd, const Register& rn) { in rev16() function in vixl::aarch64::Assembler
4707 void Assembler::rev16(const VRegister& vd, const VRegister& vn) { in rev16() function in vixl::aarch64::Assembler
|
| D | logic-aarch64.cc | 2394 LogicVRegister Simulator::rev16(VectorFormat vform, in rev16() function in vixl::aarch64::Simulator
|
| /external/vixl/src/aarch32/ |
| D | assembler-aarch32.h | 2867 void rev16(Register rd, Register rm) { rev16(al, Best, rd, rm); } in rev16() function
2868 void rev16(Condition cond, Register rd, Register rm) { in rev16() function
2871 void rev16(EncodingSize size, Register rd, Register rm) { in rev16() function
|
| D | assembler-aarch32.cc | 8897 void Assembler::rev16(Condition cond, in rev16() function in vixl::aarch32::Assembler
|
| D | disasm-aarch32.cc | 2270 void Disassembler::rev16(Condition cond, in rev16() function in vixl::aarch32::Disassembler
|