Home
last modified time | relevance | path

Searched defs:target_machine_features (Results 1 – 12 of 12) sorted by relevance

/external/tensorflow/tensorflow/compiler/xla/service/cpu/
Dir_emission_utils.cc28 const Shape& shape, const TargetMachineFeatures& target_machine_features) { in GetMinimumAlignmentForArray()
44 const TargetMachineFeatures& target_machine_features) { in PotentiallyImplementedAsEigenConvolution()
Ddot_op_emitter.cc252 const TargetMachineFeatures& target_machine_features) in DotOpEmitter()
1123 const TargetMachineFeatures& target_machine_features) { in AreGemmShapes()
1145 const TargetMachineFeatures& target_machine_features) { in IsAlignedGemm()
1157 const TargetMachineFeatures& target_machine_features) { in CanEmitTiledLlvmIrGemm()
1198 const TargetMachineFeatures& target_machine_features) { in GetDotImplementationStrategy()
1242 const TargetMachineFeatures& target_machine_features) { in EmitNonBatchDotOperation()
1327 const TargetMachineFeatures& target_machine_features, DotInfo& dot_info) { in PotentiallyImplementedAsEigenMatmul()
1383 const TargetMachineFeatures& target_machine_features) { in EmitBatchDotOperation()
1474 const TargetMachineFeatures& target_machine_features) { in DotImplementationCanHandleTranspose()
1486 const TargetMachineFeatures& target_machine_features) { in DotOperandsAndResultMustHaveRowMajorLayout()
[all …]
Dconv_canonicalization_test.cc94 cpu::TargetMachineFeaturesWithFakeAlignmentLogic target_machine_features( in TEST_F() local
156 cpu::TargetMachineFeaturesWithFakeAlignmentLogic target_machine_features( in TEST_F() local
Dconv_canonicalization.h37 const TargetMachineFeatures* target_machine_features) in ConvCanonicalization()
Dir_emission_utils_test.cc47 cpu::TargetMachineFeaturesWithFakeAlignmentLogic target_machine_features( in TEST_F() local
Dparallel_task_assignment.h71 const TargetMachineFeatures* target_machine_features) in ParallelTaskAssigner()
Dvectorized_reduce_with_no_vector_registers_test.cc50 cpu::LLVMTargetMachineFeatures target_machine_features(target_machine.get()); in GetTargetVectorRegisterByteSize() local
Dcpu_compiler.cc433 LLVMTargetMachineFeatures* target_machine_features, bool is_mlir_compile) { in RunHloPassesThroughLayoutAssn()
621 LLVMTargetMachineFeatures* target_machine_features, bool is_mlir_compile) { in RunHloPassesAfterLayoutAssn()
700 LLVMTargetMachineFeatures target_machine_features(target_machine); in RunHloPasses() local
1208 LLVMTargetMachineFeatures target_machine_features((*jit)->target_machine()); in CompileLegacyCpuExecutable() local
1452 LLVMTargetMachineFeatures target_machine_features(target_machine.get()); in CompileAheadOfTime() local
Dcpu_layout_assignment.cc99 const TargetMachineFeatures& target_machine_features) { in OperandsAndResultMustHaveRowMajorLayout()
Dcpu_layout_assignment_test.cc53 cpu::TargetMachineFeaturesWithFakeAlignmentLogic target_machine_features( in AssignLayouts() local
327 cpu::TargetMachineFeaturesWithFakeAlignmentLogic target_machine_features( in RunDotOutputFusion() local
Dparallel_task_assignment.cc115 const TargetMachineFeatures* target_machine_features) in ParallelTaskAssignment()
Dir_emitter.cc105 const TargetMachineFeatures* target_machine_features, in IrEmitter()