Home
last modified time | relevance | path

Searched full:t7 (Results 1 – 25 of 470) sorted by relevance

12345678910>>...19

/external/llvm/test/CodeGen/X86/
Dcrash-lre-eliminate-dead-def.ll60 %t7.0 = phi i16 [ undef, %entry ], [ %t7.1, %for.end29 ], [ %t7.19, %cleanup100 ]
94 %t7.1 = phi i16 [ %t7.2, %for.cond17 ], [ %t7.0, %if.end11 ]
100 %t7.2 = phi i16 [ %t7.3, %for.cond20 ], [ %t7.1, %for.cond15 ]
106 %t7.3 = phi i16 [ %t7.4, %for.cond23 ], [ %t7.2, %for.cond17 ]
111 %t7.4 = phi i16 [ %t7.5, %L1 ], [ %t7.3, %for.cond20 ]
116 %t7.5 = phi i16 [ %t7.19, %cleanup100 ], [ %t7.4, %for.cond23 ]
128 %t7.6 = phi i16 [ %t7.1, %for.cond32thread-pre-split ], [ %t7.17, %for.inc94 ]
150 %t7.7 = phi i16 [ %tmp5, %if.then38 ], [ %t7.15, %while.end.split ]
166 %t7.9 = phi i16 [ %t7.7, %if.end48 ], [ %.130, %for.cond52.preheader ]
175 %t7.10 = phi i16 [ %t7.19, %cleanup100.L5_crit_edge ], [ %t7.9, %if.then63 ], [ %t7.0, %if.end11 ]
[all …]
Dmasked-iv-unsafe.ll26 %t7 = load double, double* %t6
27 %t8 = fmul double %t7, 4.5
54 %t7 = load double, double* %t6
55 %t8 = fmul double %t7, 4.5
84 %t7 = load double, double* %t6
85 %t8 = fmul double %t7, 4.5
114 %t7 = load double, double* %t6
115 %t8 = fmul double %t7, 4.5
142 %t7 = load double, double* %t6
143 %t8 = fmul double %t7, 4.5
[all …]
Dmasked-iv-safe.ll28 %t7 = load double, double* %t6
29 %t8 = fmul double %t7, 4.5
61 %t7 = load double, double* %t6
62 %t8 = fmul double %t7, 4.5
96 %t7 = load double, double* %t6
97 %t8 = fmul double %t7, 4.5
131 %t7 = load double, double* %t6
132 %t8 = fmul double %t7, 4.5
164 %t7 = load double, double* %t6
165 %t8 = fmul double %t7, 4.5
[all …]
Dvec_ins_extract-1.ll8 define i32 @t0(i32 inreg %t7, <4 x i32> inreg %t8) nounwind {
29 %t13 = insertelement <4 x i32> %t8, i32 76, i32 %t7
34 define i32 @t1(i32 inreg %t7, <4 x i32> inreg %t8) nounwind {
58 %t9 = extractelement <4 x i32> %t13, i32 %t7
62 define <4 x i32> @t2(i32 inreg %t7, <4 x i32> inreg %t8) nounwind {
81 %t9 = extractelement <4 x i32> %t8, i32 %t7
86 define <4 x i32> @t3(i32 inreg %t7, <4 x i32> inreg %t8) nounwind {
108 %t13 = insertelement <4 x i32> %t8, i32 %t9, i32 %t7
/external/llvm/utils/unittest/googletest/include/gtest/internal/
Dgtest-type-util.h160 typename T6, typename T7>
163 typedef Types6<T2, T3, T4, T5, T6, T7> Tail;
167 typename T6, typename T7, typename T8>
170 typedef Types7<T2, T3, T4, T5, T6, T7, T8> Tail;
174 typename T6, typename T7, typename T8, typename T9>
177 typedef Types8<T2, T3, T4, T5, T6, T7, T8, T9> Tail;
181 typename T6, typename T7, typename T8, typename T9, typename T10>
184 typedef Types9<T2, T3, T4, T5, T6, T7, T8, T9, T10> Tail;
188 typename T6, typename T7, typename T8, typename T9, typename T10,
192 typedef Types10<T2, T3, T4, T5, T6, T7, T8, T9, T10, T11> Tail;
[all …]
Dgtest-param-util-generated.h198 typename T6, typename T7>
201 ValueArray7(T1 v1, T2 v2, T3 v3, T4 v4, T5 v5, T6 v6, T7 v7) : v1_(v1), in ValueArray7()
220 const T7 v7_;
224 typename T6, typename T7, typename T8>
227 ValueArray8(T1 v1, T2 v2, T3 v3, T4 v4, T5 v5, T6 v6, T7 v7, in ValueArray8()
247 const T7 v7_;
252 typename T6, typename T7, typename T8, typename T9>
255 ValueArray9(T1 v1, T2 v2, T3 v3, T4 v4, T5 v5, T6 v6, T7 v7, T8 v8, in ValueArray9()
275 const T7 v7_;
281 typename T6, typename T7, typename T8, typename T9, typename T10>
[all …]
/external/mesa3d/src/gtest/include/gtest/internal/
Dgtest-type-util.h163 typename T6, typename T7>
166 typedef Types6<T2, T3, T4, T5, T6, T7> Tail;
170 typename T6, typename T7, typename T8>
173 typedef Types7<T2, T3, T4, T5, T6, T7, T8> Tail;
177 typename T6, typename T7, typename T8, typename T9>
180 typedef Types8<T2, T3, T4, T5, T6, T7, T8, T9> Tail;
184 typename T6, typename T7, typename T8, typename T9, typename T10>
187 typedef Types9<T2, T3, T4, T5, T6, T7, T8, T9, T10> Tail;
191 typename T6, typename T7, typename T8, typename T9, typename T10,
195 typedef Types10<T2, T3, T4, T5, T6, T7, T8, T9, T10, T11> Tail;
[all …]
/external/llvm/utils/unittest/googletest/include/gtest/
Dgtest-param-test.h386 typename T6, typename T7>
387 internal::ValueArray7<T1, T2, T3, T4, T5, T6, T7> Values(T1 v1, T2 v2, T3 v3, in Values()
388 T4 v4, T5 v5, T6 v6, T7 v7) { in Values()
389 return internal::ValueArray7<T1, T2, T3, T4, T5, T6, T7>(v1, v2, v3, v4, v5, in Values()
394 typename T6, typename T7, typename T8>
395 internal::ValueArray8<T1, T2, T3, T4, T5, T6, T7, T8> Values(T1 v1, T2 v2, in Values()
396 T3 v3, T4 v4, T5 v5, T6 v6, T7 v7, T8 v8) { in Values()
397 return internal::ValueArray8<T1, T2, T3, T4, T5, T6, T7, T8>(v1, v2, v3, v4, in Values()
402 typename T6, typename T7, typename T8, typename T9>
403 internal::ValueArray9<T1, T2, T3, T4, T5, T6, T7, T8, T9> Values(T1 v1, T2 v2, in Values()
[all …]
/external/python/cpython2/Lib/test/
Dtest_pkg.py234 ("t7", None),
235 ("t7"+os.extsep+"py", ""),
236 ("t7 __init__"+os.extsep+"py", ""),
237 ("t7 sub"+os.extsep+"py",
239 ("t7 sub", None),
240 ("t7 sub __init__"+os.extsep+"py", ""),
241 ("t7 sub "+os.extsep+"py",
243 ("t7 sub subsub", None),
244 ("t7 sub subsub __init__"+os.extsep+"py",
250 t7, sub, subsub = None, None, None
[all …]
/external/python/cpython3/Lib/test/
Dtest_pkg.py241 ("t7.py", ""),
242 ("t7", None),
243 ("t7 __init__.py", ""),
244 ("t7 sub.py",
246 ("t7 sub", None),
247 ("t7 sub __init__.py", ""),
248 ("t7 sub .py",
250 ("t7 sub subsub", None),
251 ("t7 sub subsub __init__.py",
257 t7, sub, subsub = None, None, None
[all …]
/external/libaom/third_party/libyuv/source/
Dscale_mips.cc43 "lw $t7, 28(%[src_ptr]) \n" // |31|30|29|28| in ScaleRowDown2_MIPS_DSPR2()
48 "precr.qb.ph $t2, $t7, $t6 \n" // |30|28|26|24| in ScaleRowDown2_MIPS_DSPR2()
77 "t6", "t7", "t8", "t9" in ScaleRowDown2_MIPS_DSPR2()
102 "lw $t7, 12(%[t]) \n" // |31|30|29|28| in ScaleRowDown2Box_MIPS_DSPR2()
126 "ins $t3, $t7, 16, 16 \n" // |29|28|13|12| in ScaleRowDown2Box_MIPS_DSPR2()
127 "ins $t7, $t8, 0, 16 \n" // |31|30|15|14| in ScaleRowDown2Box_MIPS_DSPR2()
129 "raddu.w.qb $t7, $t7 \n" // |31+30+15+14| in ScaleRowDown2Box_MIPS_DSPR2()
131 "shra_r.w $t7, $t7, 2 \n" // |t7+2|>>2 in ScaleRowDown2Box_MIPS_DSPR2()
141 "sb $t7, 7(%[dst]) \n" in ScaleRowDown2Box_MIPS_DSPR2()
177 "t6", "t7", "t8", "t9" in ScaleRowDown2Box_MIPS_DSPR2()
[all …]
Drow_mips.cc87 "lw $t7, 28(%[src]) \n" in CopyRow_MIPS()
97 "sw $t7, 28(%[dst]) \n" in CopyRow_MIPS()
108 "lw $t7, 60(%[src]) \n" in CopyRow_MIPS()
118 "sw $t7, 60(%[dst]) \n" in CopyRow_MIPS()
143 "lw $t7, 28(%[src]) \n" in CopyRow_MIPS()
153 "sw $t7, 28(%[dst]) \n" in CopyRow_MIPS()
249 "lwr $t7, 28(%[src]) \n" in CopyRow_MIPS()
250 "lwl $t7, 31(%[src]) \n" in CopyRow_MIPS()
260 "sw $t7, 28(%[dst]) \n" in CopyRow_MIPS()
280 "lwr $t7, 60(%[src]) \n" in CopyRow_MIPS()
[all …]
/external/cronet/buildtools/third_party/libc++/trunk/test/std/concepts/concepts.lang/concept.common/
Dcommon_with.compile.pass.cpp523 struct T7 {}; struct
525 CommonTypeNoMetaCommonReference(T7);
531 struct common_type<T7, int> {
536 struct common_type<int, T7> {
541 struct common_type<T7&, int&> {
546 struct common_type<int&, T7&> {
551 struct common_type<T7&, const int&> {
556 struct common_type<int&, const T7&> {
561 struct common_type<T7&, volatile int&> {
566 struct common_type<int&, volatile T7&> {
[all …]
/external/speex/libspeexdsp/
Dsmallft.c278 int t0,t1,t2,t3,t4,t5,t6,t7,t8,t9,t10; in dradfg() local
424 t7=idl1; in dradfg()
427 ch2[t4++]=c2[ik]+ar1*c2[t7++]; in dradfg()
447 t7=t2; in dradfg()
452 ch2[t7++]+=ai2*c2[t9++]; in dradfg()
502 t7=t4; in dradfg()
506 cc[t5]=ch[t7]; in dradfg()
509 t7+=ido; in dradfg()
526 t7=t3; in dradfg()
532 cc[i+t7-1]=ch[i+t8-1]+ch[i+t9-1]; in dradfg()
[all …]
/external/fmtlib/test/gtest/
Dgtest.h750 typename T6 = void, typename T7 = void, typename T8 = void,
822 typedef T7 type;
1148 GTEST_BY_REF_(T7) f7) : f0_(f0), f1_(f1), f2_(f2), f3_(f3), f4_(f4),
1187 T7 f7_;
1199 GTEST_BY_REF_(T5) f5, GTEST_BY_REF_(T6) f6, GTEST_BY_REF_(T7) f7,
1240 T7 f7_;
1254 GTEST_BY_REF_(T5) f5, GTEST_BY_REF_(T6) f6, GTEST_BY_REF_(T7) f7,
1297 T7 f7_;
1351 const T3& f3, const T4& f4, const T5& f5, const T6& f6, const T7& f7) {
1357 const T3& f3, const T4& f4, const T5& f5, const T6& f6, const T7& f7,
[all …]
/external/rust/crates/grpcio-sys/grpc/third_party/cares/cares/test/gmock-1.8.0/gtest/
Dgtest.h1061 typename T6 = void, typename T7 = void, typename T8 = void,
1133 typedef T7 type;
1459 GTEST_BY_REF_(T7) f7) : f0_(f0), f1_(f1), f2_(f2), f3_(f3), f4_(f4),
1498 T7 f7_;
1510 GTEST_BY_REF_(T5) f5, GTEST_BY_REF_(T6) f6, GTEST_BY_REF_(T7) f7,
1551 T7 f7_;
1565 GTEST_BY_REF_(T5) f5, GTEST_BY_REF_(T6) f6, GTEST_BY_REF_(T7) f7,
1608 T7 f7_;
1662 const T3& f3, const T4& f4, const T5& f5, const T6& f6, const T7& f7) {
1668 const T3& f3, const T4& f4, const T5& f5, const T6& f6, const T7& f7,
[all …]
/external/cronet/buildtools/third_party/libc++/trunk/test/std/ranges/range.req/range.refinements/
Dviewable_range.compile.pass.cpp128 struct T7 : test_range<cpp20_input_iterator> { struct
129 T7(T7 const&) = delete;
131 static_assert(std::ranges::range<T7&>);
132 static_assert(!std::ranges::view<std::remove_cvref_t<T7&>>);
133 static_assert(!std::constructible_from<std::remove_cvref_t<T7&>, T7&>);
135 static_assert(!std::ranges::viewable_range<T7>);
136 static_assert( std::ranges::viewable_range<T7&>);
137 static_assert(!std::ranges::viewable_range<T7&&>);
138 static_assert(!std::ranges::viewable_range<const T7>);
139 static_assert( std::ranges::viewable_range<const T7&>);
[all …]
/external/libaom/av1/common/arm/
Dwiener_convolve_neon.c163 uint8x8_t t0, t1, t2, t3, t4, t5, t6, t7; in av1_wiener_convolve_add_src_neon() local
176 load_u8_8x8(src_ptr, src_stride, &t0, &t1, &t2, &t3, &t4, &t5, &t6, &t7); in av1_wiener_convolve_add_src_neon()
177 transpose_u8_8x8(&t0, &t1, &t2, &t3, &t4, &t5, &t6, &t7); in av1_wiener_convolve_add_src_neon()
195 load_u8_8x8(s, src_stride, &t7, &t8, &t9, &t10, &t11, &t12, &t13, &t14); in av1_wiener_convolve_add_src_neon()
196 transpose_u8_8x8(&t7, &t8, &t9, &t10, &t11, &t12, &t13, &t14); in av1_wiener_convolve_add_src_neon()
199 HORZ_FILTERING_CORE(t1, t7, t2, t6, t3, t5, t4, res5) in av1_wiener_convolve_add_src_neon()
200 HORZ_FILTERING_CORE(t2, t8, t3, t7, t4, t6, t5, res6) in av1_wiener_convolve_add_src_neon()
201 HORZ_FILTERING_CORE(t3, t9, t4, t8, t5, t7, t6, res7) in av1_wiener_convolve_add_src_neon()
202 HORZ_FILTERING_CORE(t4, t10, t5, t9, t6, t8, t7, res8) in av1_wiener_convolve_add_src_neon()
203 HORZ_FILTERING_CORE(t5, t11, t6, t10, t7, t9, t8, res9) in av1_wiener_convolve_add_src_neon()
[all …]
/external/swiftshader/third_party/llvm-subzero/include/llvm/Support/
DAlignOf.h108 typename T5 = char, typename T6 = char, typename T7 = char,
111 T1 t1; T2 t2; T3 t3; T4 t4; T5 t5; T6 t6; T7 t7; T8 t8; T9 t9; T10 t10; variable
118 typename T5 = char, typename T6 = char, typename T7 = char,
122 arr5[sizeof(T5)], arr6[sizeof(T6)], arr7[sizeof(T7)], arr8[sizeof(T8)],
136 typename T5 = char, typename T6 = char, typename T7 = char,
140 T6, T7, T8, T9, T10>),
142 T6, T7, T8, T9, T10>)> {
/external/compiler-rt/lib/sanitizer_common/tests/
Dsanitizer_bvgraph_test.cc270 BV t7; in ShortestPath() local
271 t7.clear(); in ShortestPath()
272 t7.setBit(7); in ShortestPath()
282 EXPECT_TRUE(g.isReachable(1, t7)); in ShortestPath()
284 EXPECT_EQ(0U, g.findPath(1, t7, path, 1)); in ShortestPath()
286 EXPECT_EQ(2U, g.findPath(1, t7, path, 2)); in ShortestPath()
287 EXPECT_EQ(2U, g.findPath(1, t7, path, 3)); in ShortestPath()
288 EXPECT_EQ(2U, g.findPath(1, t7, path, 4)); in ShortestPath()
289 EXPECT_EQ(2U, g.findPath(1, t7, path, 5)); in ShortestPath()
290 EXPECT_EQ(2U, g.findPath(1, t7, path, 6)); in ShortestPath()
[all …]
/external/tensorflow/tensorflow/core/lib/gtl/
Dmanual_constructor.h196 typename T6, typename T7>
198 const T5& p5, const T6& p6, const T7& p7) {
203 typename T6, typename T7, typename T8>
205 const T5& p5, const T6& p6, const T7& p7, const T8& p8) {
210 typename T6, typename T7, typename T8, typename T9>
212 const T5& p5, const T6& p6, const T7& p7, const T8& p8,
218 typename T6, typename T7, typename T8, typename T9, typename T10>
220 const T5& p5, const T6& p6, const T7& p7, const T8& p8,
226 typename T6, typename T7, typename T8, typename T9, typename T10,
229 const T5& p5, const T6& p6, const T7& p7, const T8& p8,
/external/tensorflow/tensorflow/core/kernels/
Dcwise_ops_gpu_common.cu.h166 #define DEFINE_UNARY8(F, T0, T1, T2, T3, T4, T5, T6, T7) \
168 DEFINE_UNARY4(F, T4, T5, T6, T7)
196 #define DEFINE_BINARY8(F, T0, T1, T2, T3, T4, T5, T6, T7) \
198 DEFINE_BINARY4(F, T4, T5, T6, T7)
199 #define DEFINE_BINARY9(F, T0, T1, T2, T3, T4, T5, T6, T7, T8) \
201 DEFINE_BINARY5(F, T4, T5, T6, T7, T8)
202 #define DEFINE_BINARY10(F, T0, T1, T2, T3, T4, T5, T6, T7, T8, T9) \
204 DEFINE_BINARY5(F, T5, T6, T7, T8, T9)
205 #define DEFINE_BINARY11(F, T0, T1, T2, T3, T4, T5, T6, T7, T8, T9, T10) \
207 DEFINE_BINARY6(F, T5, T6, T7, T8, T9, T10)
/external/ruy/ruy/
Dpack_avx2_fma.cc157 __m256i t0, t1, t2, t3, t4, t5, t6, t7;
168 t7 = _mm256_loadu_si256(reinterpret_cast<const __m256i*>(src_ptr7));
175 r5 = _mm256_unpacklo_epi32(t6, t7);
177 r7 = _mm256_unpackhi_epi32(t6, t7);
186 t7 = _mm256_unpackhi_epi64(r6, r7);
198 r6 = _mm256_permute2x128_si256(t3, t7, 0x20);
200 r7 = _mm256_permute2x128_si256(t3, t7, 0x31);
289 __m256i t0, t1, t2, t3, t4, t5, t6, t7;
300 t7 = _mm256_loadu_si256(reinterpret_cast<const __m256i*>(src_ptr7));
307 r5 = _mm256_unpacklo_epi32(t6, t7);
[all …]
/external/llvm/test/MC/Mips/
Dmips64-register-names-n32-n64.s30 # WARNING: mips64-register-names-n32-n64.s:[[@LINE+4]]:9: warning: register names $t4-$t7 are only …
35 # WARNING: mips64-register-names-n32-n64.s:[[@LINE+4]]:9: warning: register names $t4-$t7 are only …
40 # WARNING: mips64-register-names-n32-n64.s:[[@LINE+4]]:9: warning: register names $t4-$t7 are only …
45 # WARNING: mips64-register-names-n32-n64.s:[[@LINE+4]]:9: warning: register names $t4-$t7 are only …
46 # WARNING-NEXT: daddiu $t7, $zero, 0 # {{CHECK}}: encoding: [0x64,0x0f,0x00,0x00]
49 daddiu $t7, $zero, 0 # CHECK: encoding: [0x64,0x0f,0x00,0x00]
68 # [*] - t0-t3 are aliases of t4-t7 for compatibility with both the original
69 # ABI documentation (using t4-t7) and GNU As (using t0-t3)
/external/llvm/test/CodeGen/Mips/llvm-ir/
Dlshr.ll117 ; 32R6: srlv $[[T7:[0-9]+]], $4, $7
118 ; 32R6: selnez $[[T8:[0-9]+]], $[[T7]], $[[T5]]
121 ; 32R6: seleqz $2, $[[T7]], $[[T5]]
132 ; MMR3: movn $[[T7:[0-9]+]], $[[T5]], $[[T6]]
143 ; MMR6: srlv $[[T7:[0-9]+]], $4, $7
144 ; MMR6: selnez $[[T8:[0-9]+]], $[[T7]], $[[T5]]
146 ; MMR6: seleqz $2, $[[T7]], $[[T5]]
166 ; M3: dsllv $[[T7:[0-9]+]], $[[T5]], $[[T6]]
167 ; M3: or $3, $[[T7]], $[[T4]]
195 ; 64R6: sll $[[T7:[0-9]+]], $[[T6]], 0
[all …]

12345678910>>...19