Home
last modified time | relevance | path

Searched refs:out_reg_lo (Results 1 – 2 of 2) sorted by relevance

/art/compiler/optimizing/
Dintrinsics_arm_vixl.cc1989 vixl32::Register out_reg_lo = LowRegisterFrom(locations->Out()); in VisitLongReverse() local
1992 __ Rbit(out_reg_lo, in_reg_hi); in VisitLongReverse()
2126 vixl32::Register out_reg_lo = LowRegisterFrom(out); in GenHighestOneBit() local
2130 __ Clz(out_reg_lo, in_reg_lo); in GenHighestOneBit()
2132 __ Lsr(out_reg_lo, temp, out_reg_lo); in GenHighestOneBit()
2141 if (!out_reg_lo.IsLow()) { in GenHighestOneBit()
2149 __ mov(ne, out_reg_lo, mov_src); in GenHighestOneBit()
2192 vixl32::Register out_reg_lo = LowRegisterFrom(out); in GenLowestOneBit() local
2196 __ Rsb(out_reg_lo, in_reg_lo, 0); in GenLowestOneBit()
2199 __ Ands(out_reg_lo, out_reg_lo, in_reg_lo); in GenLowestOneBit()
[all …]
Dcode_generator_arm_vixl.cc5130 vixl32::Register out_reg_lo = LowRegisterFrom(output); in VisitAbs() local
5132 DCHECK(!out_reg_lo.Is(in_reg_hi)) << "Diagonal overlap unexpected."; in VisitAbs()
5135 __ Adds(out_reg_lo, in_reg_lo, mask); in VisitAbs()
5137 __ Eor(out_reg_lo, out_reg_lo, mask); in VisitAbs()
5231 vixl32::Register out_reg_lo = LowRegisterFrom(locations->Out()); in HandleLongRotate() local
5249 __ Lsr(out_reg_lo, in_reg_lo, Operand::From(rot)); in HandleLongRotate()
5250 __ Orr(out_reg_lo, out_reg_lo, Operand(in_reg_hi, ShiftType::LSL, kArmBitsPerWord - rot)); in HandleLongRotate()
5252 __ Mov(out_reg_lo, in_reg_lo); in HandleLongRotate()
5270 __ Lsr(out_reg_lo, in_reg_lo, shift_right); in HandleLongRotate()
5271 __ Add(out_reg_hi, out_reg_hi, out_reg_lo); in HandleLongRotate()
[all …]