Home
last modified time | relevance | path

Searched refs:ADRP (Results 1 – 25 of 62) sorted by relevance

123

/external/llvm/test/CodeGen/MIR/AArch64/
Dtarget-flags.mir24 ; CHECK: %x8 = ADRP target-flags(aarch64-page) @var_i32
25 ; CHECK-NEXT: %x9 = ADRP target-flags(aarch64-page) @var_i64
30 %x8 = ADRP target-flags(aarch64-page) @var_i32
31 %x9 = ADRP target-flags(aarch64-page) @var_i64
Dstack-object-local-offset.mir34 %0 = ADRP @var
37 %2 = ADRP @local_addr
Dinvalid-target-flag-name.mir19 %x8 = ADRP target-flags(aarch64-page) @var_i32
Dexpected-target-flag-name.mir19 %x8 = ADRP target-flags(aarch64-page) @var_i32
/external/llvm/lib/Target/AArch64/
DAArch64CollectLOH.cpp304 bool IsADRP = MI.getOpcode() == AArch64::ADRP; in initReachingDef()
507 case AArch64::ADRP: in canDefBePartOfLOH()
582 if ((ADRPMode && Def->getOpcode() != AArch64::ADRP) || in reachedUsesToDefs()
702 if (Def->getOpcode() != AArch64::ADRP) { in isCandidate()
725 if (Def->getOpcode() == AArch64::ADRP) in isCandidate()
748 if (Def.getOpcode() != AArch64::ADRP) in registerADRCandidate()
832 if (Def->getOpcode() != AArch64::ADRP) { in computeOthers()
949 if (ImmediateDefOpc == AArch64::ADRP) in computeOthers()
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AArch64/
DAArch64MacroFusion.cpp160 if ((FirstMI == nullptr || FirstMI->getOpcode() == AArch64::ADRP) && in isLiteralsPair()
221 case AArch64::ADRP: in isAddressLdStPair()
DAArch64CollectLOH.cpp180 case AArch64::ADRP: in canDefBePartOfLOH()
543 case AArch64::ADRP: in runOnMachineFunction()
DAArch64SchedPredExynos.td125 [ADR, ADRP,
DAArch64ExpandPseudoInsts.cpp505 BuildMI(MBB, MBBI, MI.getDebugLoc(), TII->get(AArch64::ADRP), DstReg); in expandMI()
557 BuildMI(MBB, MBBI, MI.getDebugLoc(), TII->get(AArch64::ADRP), DstReg) in expandMI()
/external/OpenCSD/decoder/tests/snapshots/juno_r1_1/ds-5-dumps/
DTrace_Report_0x11_cpu_1_2015Sep17_104748.txt27 EL1N:0xFFFFFFC0000A2AD4 B0004BE1 ADRP x1,{pc}+0x97d000 ; 0xffffffc000a1fad4
40 EL1N:0xFFFFFFC0000A2B08 B0004B00 ADRP x0,{pc}+0x961000 ; 0xffffffc000a03b08
53 EL1N:0xFFFFFFC000084898 900048C0 ADRP x0,{pc}+0x918000 ; 0xffffffc00099c898
143 EL1N:0xFFFFFFC0000A29FC B0004BE1 ADRP x1,{pc}+0x97d000 ; 0xffffffc000a1f9fc
156 EL1N:0xFFFFFFC0000D09F4 F0004D22 ADRP x2,{pc}+0x9a7000 ; 0xffffffc000a779f4
157 EL1N:0xFFFFFFC0000D09F8 B0004521 ADRP x1,{pc}+0x8a5000 ; 0xffffffc0009759f8
185 EL1N:0xFFFFFFC0000A2EF8 B0003183 ADRP x3,{pc}+0x631000 ; 0xffffffc0006d3ef8
186 EL1N:0xFFFFFFC0000A2EFC F0003CC1 ADRP x1,{pc}+0x79b000 ; 0xffffffc00083defc
188 EL1N:0xFFFFFFC0000A2F04 D0003CA0 ADRP x0,{pc}+0x796000 ; 0xffffffc000838f04
280 EL1N:0xFFFFFFC0000A2F04 D0003CA0 ADRP x0,{pc}+0x796000 ; 0xffffffc000838f04
DTrace_Report_0x13_cpu_3_2015Sep17_104147.txt111 EL1N:0xFFFFFFC0000A2C9C 90004682 ADRP x2,{pc}+0x8d0000 ; 0xffffffc000972c9c
136 EL1N:0xFFFFFFC0000A2AD4 B0004BE1 ADRP x1,{pc}+0x97d000 ; 0xffffffc000a1fad4
204 EL1N:0xFFFFFFC0000A2AD4 B0004BE1 ADRP x1,{pc}+0x97d000 ; 0xffffffc000a1fad4
217 EL1N:0xFFFFFFC0000A2B08 B0004B00 ADRP x0,{pc}+0x961000 ; 0xffffffc000a03b08
230 EL1N:0xFFFFFFC000084898 900048C0 ADRP x0,{pc}+0x918000 ; 0xffffffc00099c898
320 EL1N:0xFFFFFFC0000A29FC B0004BE1 ADRP x1,{pc}+0x97d000 ; 0xffffffc000a1f9fc
333 EL1N:0xFFFFFFC0000D09F4 F0004D22 ADRP x2,{pc}+0x9a7000 ; 0xffffffc000a779f4
334 EL1N:0xFFFFFFC0000D09F8 B0004521 ADRP x1,{pc}+0x8a5000 ; 0xffffffc0009759f8
362 EL1N:0xFFFFFFC0000A2EF8 B0003183 ADRP x3,{pc}+0x631000 ; 0xffffffc0006d3ef8
363 EL1N:0xFFFFFFC0000A2EFC F0003CC1 ADRP x1,{pc}+0x79b000 ; 0xffffffc00083defc
[all …]
DTrace_Report_0x10_cpu_0_2015Sep17_104900.txt111 EL1N:0xFFFFFFC0000A2C9C 90004682 ADRP x2,{pc}+0x8d0000 ; 0xffffffc000972c9c
136 EL1N:0xFFFFFFC0000A2AD4 B0004BE1 ADRP x1,{pc}+0x97d000 ; 0xffffffc000a1fad4
186 EL1N:0xFFFFFFC0000A2AD4 B0004BE1 ADRP x1,{pc}+0x97d000 ; 0xffffffc000a1fad4
199 EL1N:0xFFFFFFC0000A2B08 B0004B00 ADRP x0,{pc}+0x961000 ; 0xffffffc000a03b08
212 EL1N:0xFFFFFFC000084898 900048C0 ADRP x0,{pc}+0x918000 ; 0xffffffc00099c898
320 EL1N:0xFFFFFFC0000CEB64 D0003020 ADRP x0,{pc}+0x606000 ; 0xffffffc0006d4b64
438 EL1N:0xFFFFFFC0000CF988 D0003020 ADRP x0,{pc}+0x606000 ; 0xffffffc0006d5988
450 EL1N:0xFFFFFFC0000CFAD8 D0004533 ADRP x19,{pc}+0x8a6000 ; 0xffffffc000975ad8
556 EL1N:0xFFFFFFC0000A29FC B0004BE1 ADRP x1,{pc}+0x97d000 ; 0xffffffc000a1f9fc
569 EL1N:0xFFFFFFC0000D09F4 F0004D22 ADRP x2,{pc}+0x9a7000 ; 0xffffffc000a779f4
[all …]
DTrace_Report_0x15_cpu_5_2015Sep17_105126.txt12 EL1N:0xFFFFFFC0000C4928 90000000 ADRP x0,{pc} ; 0xffffffc0000c4928
38 EL1N:0xFFFFFFC0000C532C B0004574 ADRP x20,{pc}+0x8ad000 ; 0xffffffc00097232c
192 EL1N:0xFFFFFFC0000C436C D0004560 ADRP x0,{pc}+0x8ae000 ; 0xffffffc00097236c
199 EL1N:0xFFFFFFC0000C4390 90003081 ADRP x1,{pc}+0x610000 ; 0xffffffc0006d4390
212 EL1N:0xFFFFFFC0000C43C4 F00049E0 ADRP x0,{pc}+0x93f000 ; 0xffffffc000a033c4
481 EL1N:0xFFFFFFC0000B92B4 F0003C20 ADRP x0,{pc}+0x787000 ; 0xffffffc0008402b4
584 EL1N:0xFFFFFFC00008122C F0004825 ADRP x5,{pc}+0x907000 ; 0xffffffc00098822c
1004 EL1N:0xFFFFFFC000081268 F0003DC0 ADRP x0,{pc}+0x7bb000 ; 0xffffffc00083c268
1378 EL1N:0xFFFFFFC000084340 F000481B ADRP x27,{pc}+0x903000 ; 0xffffffc000987340
1712 EL1N:0xFFFFFFC0000B8E48 90003C40 ADRP x0,{pc}+0x788000 ; 0xffffffc000840e48
[all …]
/external/llvm/test/CodeGen/AArch64/
Darm64-extern-weak.ll8 ; The usual ADRP/ADD pair can't be used for a weak reference because it must
Dextern-weak.ll8 ; The usual ADRP/ADD pair can't be used for a weak reference because it must
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AArch64/Disassembler/
DAArch64ExternalSymbolizer.cpp92 } else if (MI.getOpcode() == AArch64::ADRP) { in tryAddingSymbolicOperand()
/external/llvm/lib/Target/AArch64/Disassembler/
DAArch64ExternalSymbolizer.cpp91 } else if (MI.getOpcode() == AArch64::ADRP) { in tryAddingSymbolicOperand()
/external/libhevc/common/arm64/
Dihevc_sao_edge_offset_class2_chroma.s152 ADRP x14, :got:gi1_table_edge_idx //table pointer
190 ADRP x14, :got:gi1_table_edge_idx //table pointer
247 ADRP x14, :got:gi1_table_edge_idx //table pointer
286 ADRP x14, :got:gi1_table_edge_idx //table pointer
333 ADRP x2, :got:gi1_table_edge_idx //table pointer
Dihevc_sao_edge_offset_class3_chroma.s152 ADRP x14, :got:gi1_table_edge_idx //table pointer
188 ADRP x14, :got:gi1_table_edge_idx //table pointer
238 ADRP x14, :got:gi1_table_edge_idx //table pointer
276 ADRP x14, :got:gi1_table_edge_idx //table pointer
321 ADRP x2, :got:gi1_table_edge_idx //table pointer
Dihevc_sao_band_offset_chroma.s101 ADRP x14, :got:gu1_table_band_idx
154 ADRP x14, :got:gu1_table_band_idx
Dihevc_sao_band_offset_luma.s89 ADRP x14, :got:gu1_table_band_idx
Dihevc_sao_edge_offset_class2.s130 ADRP x14, :got:gi1_table_edge_idx //table pointer
185 ADRP x14, :got:gi1_table_edge_idx //table pointer
216 ADRP x11, :got:gi1_table_edge_idx //table pointer
Dihevc_sao_edge_offset_class3.s141 ADRP x14, :got:gi1_table_edge_idx //table pointer
192 ADRP x14, :got:gi1_table_edge_idx //table pointer
231 ADRP x6, :got:gi1_table_edge_idx //table pointer
/external/OpenCSD/decoder/tests/snapshots-ete/002-ack_test_scr/
Dtest_TARMAC541 245 clk cpu0 IT (209) 163a0018 b0000000 O EL3h_s : ADRP x0,0x163a1018
703 316 clk cpu0 IT (280) 163a0030 b0000000 O EL3h_s : ADRP x0,0x163a1030
907 406 clk cpu0 IT (370) 163a0048 b0000000 O EL3h_s : ADRP x0,0x163a1048
1535 646 clk cpu0 IT (610) 0009bf98:00001009bf98 f0030bc8 O EL3h_s : ADRP x8,0x6216f98
1576 651 clk cpu0 IT (615) 0009851c:00001009851c d0030be0 O EL3h_s : ADRP x0,0x621651c
1637 670 clk cpu0 IT (634) 0009c0bc:00001009c0bc d0030bc8 O EL3h_s : ADRP x8,0x62160bc
1662 678 clk cpu0 IT (642) 0009bfb4:00001009bfb4 f0030bc8 O EL3h_s : ADRP x8,0x6216fb4
1700 687 clk cpu0 IT (651) 0009762c:00001009762c f0030bf3 O EL3h_s : ADRP x19,0x621662c
1775 714 clk cpu0 IT (678) 0009895c:00001009895c d0030be8 O EL3h_s : ADRP x8,0x621695c
1803 727 clk cpu0 IT (691) 0009d3d0:00001009d3d0 b0030bc8 O EL3h_s : ADRP x8,0x62163d0
[all …]
/external/vixl/src/aarch64/
Dinstructions-aarch64.cc904 if (Mask(PCRelAddressingMask) == ADRP) { in GetImmPCOffsetTarget()
951 VIXL_ASSERT(Mask(PCRelAddressingMask) == ADRP); in SetPCRelImmTarget()

123