Home
last modified time | relevance | path

Searched refs:CTX_GPREGS_OFFSET (Results 1 – 14 of 14) sorted by relevance

/external/arm-trusted-firmware/lib/cpus/aarch64/
Dwa_cve_2017_5715_bpiall.S26 stp x0, x1, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_X0]
27 stp x2, x3, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_X2]
28 stp x4, x5, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_X4]
29 stp x6, x7, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_X6]
30 stp x8, x9, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_X8]
31 stp x10, x11, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_X10]
32 stp x12, x13, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_X12]
33 stp x14, x15, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_X14]
34 stp x16, x17, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_X16]
35 stp x18, x19, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_X18]
[all …]
Dwa_cve_2017_5715_mmu.S20 stp x0, x1, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_X0]
60 ldp x0, x1, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_X0]
Dneoverse_n1.S650 ldp x0, x1, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_X0]
651 ldp x2, x3, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_X2]
652 ldp x4, x5, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_X4]
653 ldr x30, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_LR]
Ddenver.S33 stp x0, x1, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_X0]
54 ldp x0, x1, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_X0]
Dcortex_a76.S41 stp x2, x3, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_X2]
106 ldp x2, x3, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_X2]
/external/arm-trusted-firmware/lib/el3_runtime/aarch64/
Dcontext.S691 stp x0, x1, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_X0]
692 stp x2, x3, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_X2]
693 stp x4, x5, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_X4]
694 stp x6, x7, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_X6]
695 stp x8, x9, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_X8]
696 stp x10, x11, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_X10]
697 stp x12, x13, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_X12]
698 stp x14, x15, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_X14]
699 stp x16, x17, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_X16]
700 stp x18, x19, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_X18]
[all …]
/external/arm-trusted-firmware/bl31/aarch64/
Dea_delegate.S53 str x30, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_LR]
66 stp x0, x1, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_X0]
67 stp x2, x3, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_X2]
68 stp x4, x5, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_X4]
112 ldp x0, x1, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_X0]
113 ldp x2, x3, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_X2]
114 ldp x4, x5, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_X4]
118 ldr x30, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_LR]
135 str x30, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_LR]
Druntime_exceptions.S64 str x30, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_LR]
100 str x30, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_LR]
139 str x30, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_LR]
154 str x30, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_LR]
179 str x29, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_X29]
182 ldr x29, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_X29]
196 ldr x30, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_LR]
566 str x0, [x6, #CTX_GPREGS_OFFSET + CTX_GPREG_X0]
571 ldp x28, x29, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_X28]
572 ldr x30, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_LR]
Dcrash_reporting.S222 add x7, sp, #CTX_GPREGS_OFFSET + CTX_GPREG_X0
/external/arm-trusted-firmware/include/arch/aarch64/
Del2_common_macros.S391 stp x29, x30, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_X29]
393 ldp x29, x30, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_X29]
Del3_common_macros.S525 stp x29, x30, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_X29]
527 ldp x29, x30, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_X29]
/external/arm-trusted-firmware/include/lib/el3_runtime/aarch64/
Dcontext.h16 #define CTX_GPREGS_OFFSET U(0x0) macro
56 #define CTX_EL3STATE_OFFSET (CTX_GPREGS_OFFSET + CTX_GPREGS_END)
451 CASSERT(CTX_GPREGS_OFFSET == __builtin_offsetof(cpu_context_t, gpregs_ctx), \
/external/arm-trusted-firmware/docs/security_advisories/
Dsecurity-advisory-tfv-8.rst49 ldp x0, x1, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_X0]
50 ldp x2, x3, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_X2]
/external/arm-trusted-firmware/bl1/aarch64/
Dbl1_exceptions.S85 str x30, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_LR]