Searched refs:DstBank (Results 1 – 4 of 4) sorted by relevance
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AMDGPU/ |
| D | AMDGPURegisterBankInfo.cpp | 95 const RegisterBank *DstBank = RBI.getRegBank(DstReg, MRI, *RBI.TRI); in applyBank() local
96 assert(DstBank != &AMDGPU::VCCRegBank); in applyBank()
1481 const RegisterBank *DstBank = in applyMappingImpl() local
1483 if (DstBank == &AMDGPU::VCCRegBank) { in applyMappingImpl()
1514 ApplyRegBankMapping ApplyBank(*this, MRI, DstBank); in applyMappingImpl()
1534 const RegisterBank *DstBank = in applyMappingImpl() local
1536 if (DstBank != &AMDGPU::SGPRRegBank) in applyMappingImpl()
1647 const RegisterBank *DstBank = in applyMappingImpl() local
1649 if (DstBank == &AMDGPU::VCCRegBank) in applyMappingImpl()
1653 ApplyRegBankMapping ApplyBank(*this, MRI, DstBank); in applyMappingImpl()
[all …]
|
| D | AMDGPUInstructionSelector.cpp | 496 const RegisterBank *DstBank = RBI.getRegBank(DstReg, *MRI, TRI); in selectG_MERGE_VALUES() local
499 TRI.getRegClassForSizeOnBank(DstSize, *DstBank, *MRI); in selectG_MERGE_VALUES()
604 const RegisterBank *DstBank = RBI.getRegBank(DstReg, *MRI, TRI); in selectG_INSERT() local
606 TRI.getRegClassForSizeOnBank(DstSize, *DstBank, *MRI); in selectG_INSERT()
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/GlobalISel/ |
| D | CombinerHelper.cpp | 94 const RegisterBank *DstBank = MRI.getRegBankOrNull(DstReg); in matchCombineCopy() local
100 if ((SrcRC == DstRC) && (SrcBank == DstBank)) in matchCombineCopy()
103 if (!DstBank && !DstRC) in matchCombineCopy()
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AArch64/ |
| D | AArch64InstructionSelector.cpp | 583 static bool isValidCopy(const MachineInstr &I, const RegisterBank &DstBank, in isValidCopy() argument
605 assert((DstSize <= 64 || DstBank.getID() == AArch64::FPRRegBankID) && in isValidCopy()
|